

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>CLVTH16374IDLREP</u>

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of CLVTH16374IDLREP - IC D-TYPE POS TRG DUAL 48SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN74LVTH16374-EP 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS779A - NOVEMBER 2003 - OCTOBER 2004

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree†
- Member of the Texas Instruments Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

# DGG OR DL PACKAGE (TOP VIEW)

			_		
1 <del>OE</del>	Ь	1	U	48	] ]1CLK
1Q1				47	1D1
1Q2				46	1D2
GND				45	GND
1Q3	ы			44	] 1D3
1Q4	Ц	6		43	] 1D4
$V_{CC}$	Ц	7		42	] V <sub>CC</sub>
1Q5	Ц	8			] 1D5
1Q6	Ц	9			] 1D6
GND	Ц	10		39	GND
1Q7	Ц	11		38	] 1D7
1Q8	Ц	12		37	] 1D8
2Q1	Ц	13		36	]2D1
2Q2	Ц	14			]2D2
GND	Ц	15			GND
2Q3	Ц	16		33	] 2D3
2Q4		17		32	]2D4
$V_{CC}$		18		31	] V <sub>CC</sub>
2Q5	Ц	19			]2D5
2Q6	Ц	20		29	] 2D6
GND	Ц	21		28	GND
2Q7	Ц	22			] 2D7
2Q8	ч	23		26	]2D8
2 <mark>OE</mark>	$\Box$	24		25	]2CLK
	ı				ı

### description/ordering information

The SN74LVTH16374 is a 16-bit edge-triggered D-type flip-flop with 3-state outputs designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

This device can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments





Datasheet of CLVTH16374IDLREP - IC D-TYPE POS TRG DUAL 48SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN74LVTH16374-EP 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS779A – NOVEMBER 2003 – OCTOBER 2004

### description/ordering information (continued)

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

#### **ORDERING INFORMATION**


TA	PACKAGET ORDERABLE PART NUMBER		TOP-SIDE MARKING	
-40°C to 85°C	TSSOP - DGG	Tape and reel	CLVTH16374IDGGREP	LH16374EP
-40 C 10 65 C	SSOP - DL	Tape and reel	CLVTH16374IDLREP	LH16374EP


<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

# FUNCTION TABLE (each flip-flop)

	OUTPUT						
OE	CLK	D	Q				
L	1	Н	Н				
L	$\uparrow$	L	L				
L	H or L	Χ	$Q_0$				
Н	Χ	Χ	Z				

### logic diagram (positive logic)





To Seven Other Channels



Datasheet of CLVTH16374IDLREP - IC D-TYPE POS TRG DUAL 48SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN74LVTH16374-EP 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS779A - NOVEMBER 2003 - OCTOBER 2004

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into any output in the low state, I <sub>O</sub>	128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2)	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	
DL package	63°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	V
VIH	High-level input voltage		2		V
V <sub>IL</sub>	Low-level input voltage			0.8	V
V <sub>I</sub>	Input voltage			5.5	V
loн	High-level output current			-32	mA
l <sub>OL</sub>	Low-level output current			64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		μs/V
TA	Operating free-air temperature	_	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.





Datasheet of CLVTH16374IDLREP - IC D-TYPE POS TRG DUAL 48SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN74LVTH16374-EP 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP **WITH 3-STATE OUTPUTS** SCBS779A - NOVEMBER 2003 - OCTOBER 2004

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITION	NS	MIN	TYP <sup>†</sup>	MAX	UNIT	
٧IK		$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2				
VOH		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			V	
		V <sub>CC</sub> = 3 V,	$I_{OH} = -32 \text{ mA}$	2				
		V 27V	I <sub>OL</sub> = 100 μA			0.2		
		V <sub>CC</sub> = 2.7 V	$I_{OL} = 24 \text{ mA}$			0.5		
VOL			$I_{OL} = 16 \text{ mA}$			0.4	V	
		V <sub>CC</sub> = 3 V	$I_{OL} = 32 \text{ mA}$			0.5		
			$I_{OL} = 64 \text{ mA}$			0.55		
		V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V			10		
l	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND			±1	μΑ	
'	I <sub>I</sub> Data inputs		VI = VCC			1		
	Data inputs		V <sub>I</sub> = 0			-5		
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$			±100	μΑ	
		V 2V	V <sub>I</sub> = 0.8 V	75				
l <sub>l</sub> (hold)	Data inputs	VCC = 3 V	V <sub>I</sub> = 2 V	-75			μΑ	
` ′		V <sub>CC</sub> = 3.6 V <sup>‡</sup> ,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$			±500		
lozh		$V_{CC} = 3.6 \text{ V},$	VO = 3 V			5	μΑ	
lozL		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V			-5	μΑ	
lozpu		$V_{CC} = 0$ to 1.5 V, $V_O = 0.5$ V to 3 V, $\overline{OE} = dc$	on't care			±100	μΑ	
lozpd		$V_{CC} = 1.5 \text{ V to } 0, V_{O} = 0.5 \text{ V to } 3 \text{ V}, \overline{OE} = do$	on't care			±100	μΑ	
			Outputs high			0.19		
Icc		$V_{CC} = 3.6 \text{ V}, I_{O} = 0, V_{I} = V_{CC} \text{ or GND}$	Outputs low			5	mA	
			Outputs disabled			0.19		
$\Delta I_{CC}$ $V_{CC} = 3$		$V_{CC} = 3 \text{ V}$ to 3.6 V, One input at $V_{CC} - 0.6 \text{ V}$	c = 3 V to 3.6 V, One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND				mA	
Ci		V <sub>I</sub> = 3 V or 0			3		pF	
Co		V <sub>O</sub> = 3 V or 0			9		pF	

### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			VCC =	= 3.3 3 V	V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	
fclock	Clock frequency			160		160	MHz
t <sub>W</sub>	Pulse duration, CLK high or low		3		3		ns
t <sub>su</sub>	Setup time, data before CLK↑	High or low	1.8		2		ns
th	Hold time, data after CLK↑	High or low	0.8		0.1		ns



<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.



Datasheet of CLVTH16374IDLREP - IC D-TYPE POS TRG DUAL 48SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN74LVTH16374-EP 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS779A - NOVEMBER 2003 - OCTOBER 2004

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	۷٥	± 0.3 V	V	V <sub>CC</sub> = 2.7 V		UNIT	
	(INPUT)	(OUTPUT)	MIN	TYP <sup>†</sup>	MAX	MIN	MAX		
f <sub>max</sub>			160			160		MHz	
<sup>t</sup> PLH	CL IX	•	1.9	3	4.5		5.2		
t <sub>PHL</sub>	CLK	Q	2.1	2.9	4		4.2	ns	
<sup>t</sup> PZH	<u>OE</u>	0	1.5	2.8	4.5		5.4	20	
t <sub>PZL</sub>	OE	Q	1.5	2.8	4.4		5	ns	
<sup>t</sup> PHZ	<u>OE</u>	Ø	2.4	3.5	5		5.4	20	
t <sub>PLZ</sub>	JE JE	ζ	2	3.2	4.6		4.8	ns	
t <sub>sk(o)</sub>					0.5		·	ns	


 $<sup>\</sup>uparrow$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



Datasheet of CLVTH16374IDLREP - IC D-TYPE POS TRG DUAL 48SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN74LVTH16374-EP 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS779A - NOVEMBER 2003 - OCTOBER 2004



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

**PROPAGATION DELAY TIMES** 

**INVERTING AND NONINVERTING OUTPUTS** 

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \,\Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.

**ENABLE AND DISABLE TIMES** 

**LOW- AND HIGH-LEVEL ENABLING** 

D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





Datasheet of CLVTH16374IDLREP - IC D-TYPE POS TRG DUAL 48SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



### PACKAGE OPTION ADDENDUM

18-Sep-2008

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CLVTH16374IDGGREP	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CLVTH16374IDLREP	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/04711-01XE	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/04711-01YE	ACTIVE	SSOP	DL	48	1000	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF SN74LVTH16374-EP:

Catalog: SN74LVTH16374Military: SN54LVTH16374

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

Datasheet of CLVTH16374IDLREP - IC D-TYPE POS TRG DUAL 48SSOP


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# **PACKAGE MATERIALS INFORMATION**

5-Aug-2008


### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 + P1 + B0 W Cavity - A0 +

Dimension designed to accommodate the component width
Dimension designed to accommodate the component length
Dimension designed to accommodate the component thickness
Overall width of the carrier tape
Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVTH16374IDGGREP	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
CLVTH16374IDLREP	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1


Datasheet of CLVTH16374IDLREP - IC D-TYPE POS TRG DUAL 48SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# **PACKAGE MATERIALS INFORMATION**

5-Aug-2008



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVTH16374IDGGREP	TSSOP	DGG	48	2000	346.0	346.0	41.0
CLVTH16374IDLREP	SSOP	DL	48	1000	346.0	346.0	49.0



# **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of CLVTH16374IDLREP - IC D-TYPE POS TRG DUAL 48SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Products Applications** Amplifiers Audio amplifier.ti.com Automotive Data Converters dataconverter.ti.com DSP dsp.ti.com Broadband Clocks and Timers www.ti.com/clocks **Digital Control** Interface Medical interface.ti.com Military Logic logic.ti.com Optical Networking Power Mgmt power.ti.com Microcontrollers Security microcontroller.ti.com Telephony www.ti-rfid.com RF/IF and ZigBee® Solutions Video & Imaging www.ti.com/lprf

Applications
Audio www.ti.com/audio
Automotive www.ti.com/automotive
Broadband www.ti.com/broadband
Digital Control www.ti.com/digitalcontrol
Medical www.ti.com/medical
Military www.ti.com/military
Optical Networking www.ti.com/opticalnetwork
Security www.ti.com/security
Felephony www.ti.com/telephony
Video & Imaging www.ti.com/video
Wireless www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated