## FST3257

Quad 2：1 Multiplexer／Demultiplexer Bus Switch

## Features

－ $4 \Omega$ Switch Connection Between Two Ports
－Minimal Propagation Delay Through the Switch
－Low Icc
－Zero Bounce in Flow－Through Node
－Control Inputs Compatible with TTL Level

## Description

The Fairchild Switch FST3257 is a quad 2：1 high－speed CMOS TTL－compatible multiplexer／demultiplexer bus switch．The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise．

When／OE is LOW，the select pin connects the A port to the selected B port output．When／OE is HIGH，the switch is OPEN and a high－impedance state exists between the two ports．

## Ordering Information

| Part Number | Operating Temperature Range | Eco Status | Package | Packing Method |
| :---: | :---: | :---: | :---: | :---: |
| FST3257M | -40 to $85^{\circ} \mathrm{C}$ | RoHS | 16－Lead Small Outline Integrated Circuit （SOIC）JEDEC MS－012，0．150 Narrow | Tubes |
| FST3257MX | -40 to $85^{\circ} \mathrm{C}$ |  |  | Tape and Reel |
| FST3257QSC | -40 to $85^{\circ} \mathrm{C}$ | Green | 16－Lead Quarter Size Outline Package （QSOP）JEDEC MO－137 0．150 Inch Wide | Tubes |
| FST3257QSCX | -40 to $85^{\circ} \mathrm{C}$ |  |  | Tape and Reel |
| FST3257MTC | -40 to $85^{\circ} \mathrm{C}$ | RoHS | 16－Lead Thin Shrink Small Outline Package （TSSOP）JEDEC MO－153，4mm Wide | Tubes |
| FST3257MTCX | -40 to $85^{\circ} \mathrm{C}$ |  |  | Tape and Reel |

For Fairchild＇s definition of Eco Status，please visit：http：／／www．fairchildsemi．com／company／green／rohs green．html．

## Pin Assignments



Figure 1. Logic Diagram


Figure 2. Connection Diagram

## Pin Descriptions

| Pin \# | Names | Description |
| :---: | :---: | :---: |
| 1 | S | Select Input |
| $2,3,5,6,10,11,13,14$ | $1 \mathrm{~B}_{1}, 1 \mathrm{~B}_{2}, 2 \mathrm{~B}_{1}, 2 \mathrm{~B}_{2}, 3 \mathrm{~B}_{1}, 3 \mathrm{~B}_{2}, 4 \mathrm{~B}_{1}, 4 \mathrm{~B}_{2}$ | Bus B |
| $4,7,9,12$ | $1 \mathrm{~A}, 2 \mathrm{~A}, 3 \mathrm{~A}, 4 \mathrm{~A}$ | Bus A |
| 8 | GND | Ground |
| 15 | $/ \mathrm{OE}$ | Bus Switch Enables |
| 16 | VCC | Supply Voltage |

## Truth Table

| Select Inputs | Bus Switch Enabled | Function |
| :---: | :---: | :---: |
| S | Logic Level HIGH | Disconnected |
| Logic Level LOW | Logic Level LOW | $\mathrm{A}=\mathrm{B}_{1}$ |
| Logic Level HIGH | Logic Level LOW | $\mathrm{A}=\mathrm{B}_{2}$ |

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 | +7.0 | V |
| $\mathrm{~V}_{\mathrm{S}}$ | DC Switch Voltage | -0.5 | +7.0 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | DC Input Voltage ${ }^{(1)}$ | -0.5 | +7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC Input Current |  | -50 | mA |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Sink Current |  | 128 | mA |
| $\mathrm{I}_{\text {CC }} \mathrm{I}_{\mathrm{GND}}$ | DC VCC/GND Current |  | $\pm 100$ | mA |
| $\mathrm{~T}_{\text {STG }}$ | Storage Temperature Range | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

## Note:

1. The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Operating | 3.0 | 5.5 | V |
| $\mathrm{~V}_{\text {IN }}$ | Input Voltage | 0 | 5.5 | V |
| $\mathrm{~V}_{\text {OUT }}$ | Output Voltage | 0 | 5.5 | V |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ |  | Input Rise and Fall Time | Switch Control Input |  |
|  |  | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Free Air Operating Temperature | DC |  |  |

Note:
2. Unused control inputs must be held HIGH or LOW. They may not float.

## DC Electrical Characteristics

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. ${ }^{(3)}$ | Max. |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Clamp Diode Voltage | $\mathrm{l}_{\mathrm{IN}}=-18 \mathrm{~mA}$ | 4.5 |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage |  | 3.0 to $3.6{ }^{(5)}$ | 1.8 |  |  | V |
|  |  |  | 4.0 to 5.5 | 2.0 |  |  |  |
| VIL | Low-Level Input Voltage |  | 3.0 to $3.6{ }^{(5)}$ |  |  | 0.7 | V |
|  |  |  | 4.0 to 5.5 |  |  | 0.8 |  |
| 1 IN | Input Leakage Current | $0 \leq \mathrm{V}_{\text {IN }} \leq 5.5$ | 5.5 |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| loz | Off-state Leakage Current | $0 \leq \mathrm{A}, \mathrm{B} \leq \mathrm{V}_{\mathrm{CC}}$ | 5.5 |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Ron | Switch On Resistance ${ }^{(4)}$ | $\mathrm{V}_{\mathrm{IN}^{\prime}}=0 \mathrm{~V}, \mathrm{l}_{1 \times}=64 \mathrm{~mA}$ | $3.3{ }^{(5)}$ |  | 13 | 20 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{INN}^{\prime}}=0 \mathrm{~V}, \mathrm{l}_{1 \times}=30 \mathrm{~mA}$ | $3.3{ }^{(5)}$ |  | 28 | 40 |  |
|  |  | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}, \mathrm{l}_{\mathrm{IN}}=15 \mathrm{~mA}$ | $3.3{ }^{(5)}$ |  | 200 | 230 |  |
|  |  | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}, \mathrm{l}_{\mathrm{IN}=15 \mathrm{~mA}}$ | $3.0{ }^{(5)}$ |  | 210 | 250 |  |
|  |  | $\mathrm{V}_{\mathrm{IN}^{\prime}}=0 \mathrm{~V}, \mathrm{l}_{1 \mathrm{~N}}=64 \mathrm{~mA}$ | 4.5 |  | 4 | 7 |  |
|  |  | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}, \mathrm{l}_{1 \times}=30 \mathrm{~mA}$ | 4.5 |  | 4 | 7 |  |
|  |  | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}, \mathrm{l}_{\mathrm{IN}^{\prime}}=15 \mathrm{~mA}$ | 4.5 |  | 8 | 15 |  |
|  |  | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{l}_{\mathrm{IN}}=15 \mathrm{~mA}$ | 4.0 |  | 11 | 20 |  |
| Icc | Quiescent Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{Cc}} \text { or } \mathrm{GND}, \\ & \mathrm{I}_{\text {OUT }}=0, \end{aligned}$ | 5.5 |  |  | 3 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lcc}$ | Increase in $\mathrm{I}_{\text {cc }}$ per input | One Input at 3.4 V , Other inputs at $\mathrm{V}_{\mathrm{Cc}}$ or GND | 5.5 |  |  | 2.5 | mA |

## Notes:

3. Typical values are at nominal $\mathrm{V}_{\mathrm{Cc}}$ for the $\mathrm{V}_{\mathrm{Cc}}$ range and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
4. Measured by the voltage drop between $A$ and $B$ pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the $A$ or $B$ pins.
5. This parameter is guaranteed by design, but is not tested.

## AC Electrical Characteristics

| Symbol | Parameter | Conditions | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{RU}=\mathrm{RD}=500 \Omega \end{gathered}$ |  |  |  |  |  | Units | Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=4.5 \\ & \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{cc}}=4.0 \mathrm{~V}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3.0 \\ & \text { to } 3.6 \mathrm{~V}^{(7)} \end{aligned}$ |  |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{t}_{\text {PHL }}, \mathrm{tPLH}$ | Propagation Delay Bus to Bus ${ }^{(6)}$ | $\mathrm{V}_{\text {IN }}=$ Open |  | 0.25 |  | 0.25 |  | 0.25 | ns | Figure 3 Figure 4 |
|  | Propagation Delay Select to Bus $A^{(6)}$ |  |  |  |  |  | 1.0 | 6.8 |  |  |
| $t_{\text {Pzh, }}$ tpzL | Output Enable Time, Select to Bus B | $\mathrm{V}_{\mathrm{IN}}=7 \mathrm{~V}$ for $\mathrm{t}_{\mathrm{PzL}}$ <br> $\mathrm{V}_{\mathrm{IN}}=$ Open for <br> tpZH | 1.0 | 5.0 |  | 5.5 | 1.0 | 7.9 | ns | Figure 3 Figure 4 |
|  | Output Enable Time, Select to Bus /OE |  |  |  |  |  | 1.0 | 8.5 |  |  |
| ${\text { tphz, }{ }^{\text {tPLZ }} \text { }}$ | Output Disable Time, Select to Bus B | $\mathrm{V}_{\mathrm{IN}}=7 \mathrm{~V}$ for $\mathrm{t}_{\mathrm{PLZ}}$ <br> $\mathrm{V}_{\text {IN }}=$ Open for $\mathrm{t}_{\mathrm{PHZ}}$ | 1.5 | 5.3 |  | 5.6 | 1.0 | 9.9 | ns | Figure 3 Figure 4 |
|  | Output Disable Time, Select to Bus /OE |  |  |  |  |  | 1.5 | 9.9 |  |  |

## Notes:

6. This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical on resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).
7. These parameters are guaranteed by design, but not tested.

## Capacitance

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$. Capacitance is characterized by not tested.

| Symbol | Parameter |  | Conditions | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Control Pin Input Capacitance |  | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | 3.0 |  | pF |
| $\mathrm{Cl}_{1 / \mathrm{O}}$ | Input/Output Capacitance | A Port | $\mathrm{Vcc} / \mathrm{OE}=5.0 \mathrm{~V}$ | 7.0 |  | pF |
|  |  | B Port |  | 5.0 |  |  |
|  |  | A Port | $\mathrm{V}_{\mathrm{cc}} / \mathrm{OE}=3.3 \mathrm{~V}$ | 3.0 |  | pF |
|  |  | B Port |  | 3.5 |  |  |

## AC Loadings and Waveforms



## Notes:

8. Input driven by $50 \Omega$ source terminated in $50 \Omega$.
9. $C_{L}$ included load and stray capacitance.
10. Input $P R R=1.0 \mathrm{MHz}, \mathrm{tw}=500 \mathrm{~ns}$.

Figure 3. AC Test Circuit


Figure 4. AC Waveforms

## Physical Dimensions



Figure 5. 16-Lead Small Outline Integrated Circuit (SOIC) JEDEC MS-012,0.150 Narrow

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

[^0]
## Physical Dimensions



Figure 6. 16-Lead Quarter Size Outline Package (QSOP) JEDEC MO-137 0.150 Inch Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://hww.fairchildsemi.com/packaging/.

## Physical Dimensions



Figure 7. 16-Lead Thin Shrink Small Outline Package (TSSOP) MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

## FAIRCHILD <br> SEMICONDUCTOR

## TRADEMARKS

The following indudes registered and unregistered trademarks and service marks, owmed by Fairchild Semiconductor and/or its global subsidianies, and is not intended to be an exhaustive list of all such trademarks

| Auto-SPM ${ }^{\text {™ }}$ | F-PFS ${ }^{\text {TM }}$ | PowerTrench ${ }^{\text {® }}$ | The Power Franchise ${ }^{\text {e }}$ |
| :---: | :---: | :---: | :---: |
| Build it Now ${ }^{\text {mm }}$ | FRFET ${ }^{\text {® }}$ | Power X $^{\text {TM }}$. |  |
| CorePLUSTm | Global Power Resource ${ }^{\text {SM }}$ | Programmable Active Droopt ${ }^{\text {TM }}$ | $P$ wer |
| CorePONER ${ }^{\text {TM }}$ | Green FPS ${ }^{\text {TM }}$ | QFET ${ }^{\text {® }}$ | TinyBoost ${ }^{\text {mm }}$ |
| CROSSVOLT ${ }^{\text {TM }}$ | Green FPS ${ }^{\text {™ }} \mathrm{e}$-Series ${ }^{\text {m }}$ | QS ${ }^{\text {TM }}$ | TinyBuck ${ }^{\text {™ }}$ |
| CTL'M | Gmax ${ }^{\text {TM }}$ | Quiet Series ${ }^{\text {TM }}$ | TinyLogic* |
| Current Transfer Logic ${ }^{\text {TM }}$ | GTOTM | RapidConfigure ${ }^{\text {TM }}$ | TINYOPTOTM |
| Ecospark ${ }^{\text {® }}$ | IntelliMAX'm | ค) | TinyPowertm |
| EfficentMax ${ }^{\text {TM }}$ | ISOPLANAR ${ }^{\text {TM }}$ | TM | TinyPWM ${ }^{\text {™ }}$ |
| EZSMTCH ${ }^{\text {TMA }}$ | MegaBuck ${ }^{\text {TM }}$ | Saving our world, $1 \mathrm{~mW} / \mathrm{W} / \mathrm{KW}$ at a time ${ }^{\text {TM }}$ | TinyMire ${ }^{\text {m }}$ |
| E7 ${ }^{\text {m* }}$ | MICROCOUPLER ${ }^{\text {TM }}$ | SmartMax ${ }^{\text {TM }}$ | TriFault Detect ${ }^{\text {TM }}$ |
| L- | MicroFETTM | SMART STARTTM | TRUECURRENTTM* |
| $5^{(8)}$ | MicroPak ${ }^{\text {m }}$ | SPM ${ }^{\text {® }}$ | $\mu$ SerDestm |
|  | MillerDrive ${ }^{\text {TM }}$ | STEALTH ${ }^{\text {TM }}$ | F |
| Fairchild ${ }^{\text {® }}$ | MotionMax ${ }^{\text {TM }}$ | SuperFET ${ }^{\text {m }}$ | $\mu$ |
| Fairchild Semiconductor ${ }^{\text {® }}$ | Motion-SPM ${ }^{\text {TM }}$ | SuperSOTTM-3 | SerDes |
| FACT Quiet Series ${ }^{\text {TM }}$ | OPTOLOGIC ${ }^{\circ}$ | SuperSOTTM.6 |  |
| FACT $^{\text {® }}$ | OPTOPLANAR ${ }^{\text {® }}$ | SuperSOT'M-8 | Ultra FRFET ${ }^{\text {TM }}$ |
| FAST ${ }^{\text {- }}$ |  | SupreMOS ${ }^{\text {TM }}$ | UniFETTM |
| FastvCore ${ }^{\text {TM }}$ |  | SyncFET ${ }^{\text {m }}$ | $V \chi^{\text {TM }}$ |
| FETBench ${ }^{\text {TM }}$ | PDP SPM ${ }^{\text {TM }}$ | Sync-Lock ${ }^{\text {TM }}$ | VisualMax ${ }^{\text {TM }}$ |
| FlashWriter ${ }^{\text {®*t }}$ | Power-SPM ${ }^{\text {TM }}$ | 5 SYSTEM ** | X $S^{\text {TM }}$ |
| FPSTM |  | $\checkmark$ GENERAL |  |

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.


## DISCLAIMER

FAIRCHILD SEMICONDUCTORRESERVES THE RIGHT TO MAKE CHANGES MTHOUT FURTHER NOTCE TO ANY PRODUCTS HEREIN TOIMPROVE REUABIUTY, FUNCTION, OR DESIGN. FAIRCHIDDOESNOTASSUME ANY LIABIUTY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCFBED HEREIN; NEITHERDOESIT CONVEY ANY UCENSE UNDER ITSPATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHID'SWORLDMDE TERMS AND CONDITOONS, SPECIFICALY THE WARRANTY THEREIN, WHICH COVERS THESEPRODUCTS

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FARCCHILD SEMICONDUCTOR CORPORATION.

## As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## ANTI-COUNTERFEITNG POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support

Counterfeting of semicondudor parts is a growing problem in the industry. All manufacturers of semiconductor products are experienaing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience mary problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directy or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fainchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

## PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status |  |
| :--- | :--- | :--- |
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in <br> any manner without notice. |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild <br> Semiconductor reserves the right to make changes at any time without notice to improve design |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes <br> at any time without notice to improve the design. |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. <br> The datasheet is for reference information only. |


[^0]:    Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

