

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor DM74AS573N

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



Distributor of Fairchild Semiconductor: Excellent Integrated System Limited Datasheet of DM74AS573N - IC LATCH OCTAL D-TYPE 3ST 20-DIP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

FAIRCHILD

SEMICONDUCTOR

October 1986 Revised March 2000

DM74AS573 Octal D-Type Transparent Latch with 3-STATE Outputs

General Description

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased HIGH-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the DM74AS573 are transparent D-type latches, meaning that while the enable (G) is HIGH the Q outputs will follow the data (D) inputs. When the enable is taken LOW the output will be latched at the level of the data that was set UP.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

The pin-out is arranged to ease printed circuit board layout. All data inputs are on one side of the package while all the outputs are on the other side.


Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally equivalent with DM74S373
- Improved AC performance over DM74S373 at approximately half the power
- 3-STATE buffer-type outputs drive bus lines directly
- Bus structured pinout


Ordering Code:

Order Number	Package Number	Package Description			
DM74AS573WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide			
DM74AS573N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide			
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.					

Connection Diagram









Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA}	
N Package	52.0°C/W
M Package	70.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{ОН}	HIGH Level Output Current				-15	mA
I _{OL}	LOW Level Output Current				48	mA
t _W	Width of Enable Pulse	HIGH	4.5			
		LOW	5.5			ns
t _{su}	Data Setup Time (Note 2)		2↑			ns
t _H	Data Hold Time (Note 2)		3↑			ns
T _A	Free Air Operating Temperature		0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$				-1.2	V	
V _{OH}	HIGH Level	V_{CC} = 4.5V, V_{IL} = Max, I_{OH} = Ma	ix	2.4	3.3		V	
	Output Voltage	V_{CC} = 4.5V to 5.5V, I_{OH} = –2 mA	١	V _{CC} – 2			v	
V _{OL}	LOW Level	$V_{CC} = 4.5V$, $V_{IH} = 2V$			0.35	0.5	V	
	Output Voltage	I _{OL} = Max			0.55	0.5	v	
l _l	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA	
IIH	HIGH Level Input Current	$V_{CC} = 5.5 V$, $V_{IH} = 2.7 V$				20	μΑ	
IIL	LOW Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.5	mA	
I _O (Note 3)	Output Drive Current	$V_{CC} = 5.5 V, V_{O} = 2.25 V$		-30		-112	mA	
I _{OZH}	OFF-State Output Current,	$V_{CC}=5.5V,V_{IH}=2V,$				50	50 μA	
	HIGH Level Voltage Applied	V _O = 2.7V				30	μΑ	
I _{OZL}	Off-State Output Current,	$V_{CC}=5.5V,V_{IH}=2V,$				-50	i0 μA	
	Low Level Voltage Applied	$V_0 = 0.4V$				-30	μΑ	
I _{CC}	Supply Current	$V_{CC} = 5.5V$	Outputs HIGH		56	93		
		Outputs Open	Outputs LOW		55	90	mA	
			Outputs Disabled		65	106		

Note 3: The output conditions have been chosen to produce a current that approximates one half of the true short-circuit output current, IOS.



ო
ĸ
S
ŝ
◄
4
N
5
~
Δ

	Parameter	Conditions	From	То	Min	Max	Units
^I PLH	Propagation Delay Time LOW-to-HIGH Level Output	$V_{CC} = 4.5V$ to 5.5V $R_L = 500\Omega$	Data	Any Q	3	6	ns
РНГ	Propagation Delay Time HIGH-to-LOW Level Output	C _L = 50 pF	Data	Any Q	3	6	ns
^t PLH	Propagation Delay Time LOW-to-HIGH Level Output		Enable	Any Q	6	11.5	ns
^I PHL	Propagation Delay Time HIGH-to-LOW Level Output		Enable	Any Q	4	7.5	ns
ŀРZH	Output Enable Time to HIGH Level Output		Output Control	Any Q	2	6.5	ns
PZL	Output Enable Time to LOW Level Output		Output Control	Any Q	4	9.5	ns
^t PHZ	Output Disable Time from HIGH Level Output		Output Control	Any Q	2	6.5	ns
^t PLZ	Output Disable Time from LOW Level Output	1	Output Control	Any Q	2	7	ns



