

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
TPS74201RGWR

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>



Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com













**TPS74201** 

SBVS064M - DECEMBER 2005-REVISED OCTOBER 2015

# TPS742 1.5-A Ultra-LDO With Programmable Soft-Start


#### 1 Features

- Input Voltage Range: 0.8 V to 5.5 V
- Soft-Start (SS) Pin Provides a Linear Start-Up With Ramp Time Set by External Capacitor
- 1% Accuracy Over Line, Load, and Temperature
- Supports Input Voltages as Low as 0.8 V With External Bias Supply
- Adjustable Output (0.8 V to 3.6 V)
- Ultra-Low Dropout: 55 mV at 1.5 A (Typical)
- Stable With Any or No Output Capacitor
- Excellent Transient Response
- Available in 5-mm x 5-mm x 1-mm VQFN and DDPAK/TO-263-7 Packages
- Open-Drain Power-Good (5 x 5 VQFN)
- Active High Enable

## 2 Applications

- FPGA Applications
- DSP Core and I/O Voltages
- Servers
- Post-Regulation Applications
- Applications With Special Start-Up Time or Sequencing Requirements

## **Typical Application Adjustable Output Version**



## 3 Description

The TPS742 series of low-dropout (LDO) linear regulators provide an easy-to-use, robust power-management solution for a wide variety of applications. User-programmable soft-start minimizes stress on the input power source by reducing capacitive inrush current on start-up. The soft-start is monotonic and well suited for powering many different types of processors and ASICs. The enable input and power-good output allow easy sequencing with external regulators. This complete flexibility permits the user to configure a solution that meets the sequencing requirements of FPGAs, DSPs, and other applications with special start-up requirements.


A precision reference and error amplifier deliver 1% accuracy over load, line, temperature, and process. Each LDO is stable with low-cost ceramic output capacitors, and the family is fully specified from –40°C to 125°C. The TPS742 devices are offered in a small (5 mm × 5 mm) VQFN package, yielding a highly compact total solution size. For applications that require additional power dissipation, the DDPAK/TO-263 (KTW) package is also available.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS74201	VQFN (20)	5.00 mm × 5.00 mm
17574201	DDPAK/TO-263 (7)	8.89 mm × 10.10 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Turnon Response**





Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### **TPS74201**

SBVS064M - DECEMBER 2005-REVISED OCTOBER 2015

www.ti.com

Tabl	e of	Con	tents
------	------	-----	-------

1	Features 1	8	Application and Implementation	14
2	Applications 1		8.1 Application Information	14
3	Description 1		8.2 Typical Applications	18
4	Revision History2	9	Power Supply Recommendations	19
5	Pin Configuration and Functions3	10	Layout	20
6	Specifications4		10.1 Layout Guidelines	20
•	6.1 Absolute Maximum Ratings		10.2 Layout Example	20
	6.2 ESD Ratings		10.3 Thermal Protection	20
	6.3 Recommended Operating Conditions		10.4 Thermal Considerations	21
	6.4 Thermal Information	11	Device and Documentation Support	24
	6.5 Electrical Characteristics		11.1 Device Support	24
	6.6 Typical Characteristics		11.2 Documentation Support	24
7	Detailed Description		11.3 Community Resources	24
•	7.1 Overview		11.4 Trademarks	24
	7.2 Functional Block Diagram		11.5 Electrostatic Discharge Caution	24
	7.3 Feature Description		11.6 Glossary	24
	7.4 Device Functional Modes	12	Mechanical, Packaging, and Orderable Information	24

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision L (November 2010) to Revision M

Page

- Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.

# Changes from Revision K (August, 2010) to Revision L

Page

Replaced the Dissipation Ratings table with the Thermal Information table
 Corrected equation for Table 2
 Revised Layout Recommendations and Power Dissipation section

# Changes from Revision J (December, 2009) to Revision K

Page

- Revised Layout Guidelines section
   Changed final paragraph of Layout Guidelines section
   20

Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




www.ti.com


TPS74201

SBVS064M - DECEMBER 2005 - REVISED OCTOBER 2015

# 5 Pin Configuration and Functions

#### RGW PACKAGE 20-Pin VQFN with Exposed Thermal Pad Top View





#### **Pin Functions**

	PIN			
NAME	DDPAK/TO- 263	VQFN	I/O	DESCRIPTION
BIAS	6	10	I	Bias input voltage for error amplifier, reference, and internal control circuits.
EN	7	11	1	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode. This pin must not be left floating.
FB	2	16	I	This pin is the feedback connection to the center tap of an external resistor divider network that sets the output voltage. This pin must not be left floating. (Adjustable version only.)
GND	4	12	_	Ground
IN	5	5,6,7,8	I	Unregulated input to the device.
NC	_	2, 3,4, 13,14,17	0	No connection. This pin can be left floating or connected to GND to allow better thermal contact to the top-side plane.
OUT	3	1, 18, 19, 20	0	Regulated output voltage. No capacitor is required on this pin for stability.
PAD/TAB	_	_	_	Should be soldered to the ground plane for increased thermal performance.
PG	_	9	0	Power-Good (PG) is an open-drain, active-high output that indicates the status of V <sub>OUT</sub> . When V <sub>OUT</sub> exceeds the PG trip threshold, the PG pin goes into a high-impedance state. When V <sub>OUT</sub> is below this threshold the pin is driven to a low-impedance state. A pullup resistor from 10 k $\Omega$ to 1 M $\Omega$ should be connected from this pin to a supply up to 5.5 V. The supply can be higher than the input voltage. Alternatively, the PG pin can be left floating if output monitoring is not necessary.
SNS	2	16	1	This pin is the sense connection to the load device. This pin must be connected to V <sub>OUT</sub> and must not be left floating. (Fixed versions only.)
SS	1	15	_	Soft-Start pin. A capacitor connected on this pin to ground sets the start-up time. If this pin is left floating, the regulator output soft-start ramp time is typically 100 $\mu$ s.



Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### **TPS74201**

SBVS064M - DECEMBER 2005-REVISED OCTOBER 2015

www.ti.com

# **Specifications**

## **Absolute Maximum Ratings**

At  $T_J = -40$ °C to 125°C, unless otherwise noted. All voltages are with respect to GND. (1)

		MIN	MAX	UNIT
$V_{IN}, V_{BIAS}$	Input voltage	-0.3	6	V
$V_{EN}$	Enable voltage	-0.3	6	V
$V_{PG}$	Power-good voltage	-0.3	6	V
$I_{PG}$	PG sink current	0	1.5	mA
$V_{SS}$	SS pin voltage	-0.3	6	V
$V_{FB}$	Feedback pin voltage	-0.3	6	V
V <sub>OUT</sub>	Output voltage	-0.3	$V_{IN} + 0.3$	V
I <sub>OUT</sub>	Maximum output current	Internal	lly limited	
	Output short circuit duration	Inde	efinite	
P <sub>DISS</sub>	Continuous total power dissipation	See Therma	al Information	
TJ	Operating junction temperature	-40	125	°C
T <sub>stg</sub>	Storage junction temperature	<b>-</b> 55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
.,	Flactication discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{IN}$	Input supply voltage	$V_{OUT} + V_{DO}$	5.5	V
$V_{EN}$	Enable supply voltage	0	5.5	V
V <sub>BIAS</sub> <sup>(1)</sup>	BIAS supply voltage	V <sub>OUT</sub> + V <sub>DO</sub> (V <sub>BIAS</sub> )	5.5	V
I <sub>OUT</sub>	Output current	0	1.5	Α
C <sub>OUT</sub>	Output capacitor	0		μF
C <sub>IN</sub> <sup>(2)</sup>	Input capacitor	1		μF
C <sub>BIAS</sub>	Bias capacitor	1		μF
$T_J$	Operating junction temperature	-40	125	°C

BIAS supply is required when  $V_{IN}$  is below  $V_{OUT} + V_{DO}$  ( $V_{BIAS}$ ). If  $V_{IN}$  and  $V_{BIAS}$  are connected to the same supply, the recommended minimum capacitor for the supply is 4.7  $\mu$ F.



Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



**TPS74201** 

SBVS064M - DECEMBER 2005-REVISED OCTOBER 2015

#### www.ti.com

## 6.4 Thermal Information

		TPS	TPS742		
	THERMAL METRIC <sup>(1)(2)(3)</sup>	RGW (VQFN)	KTW (DDPAK/TO-263)	UNIT	
		20 PINS	7 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	35.4	26.6	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	32.4	41.7	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	14.7	12.5	°C/W	
ΨЈТ	Junction-to-top characterization parameter	0.4	4	°C/W	
ΨЈВ	Junction-to-board characterization parameter	14.8	7.3	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.9	0.3	°C/W	

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
- For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.
- Thermal data for the RGW and KTW packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:

  (a) i. RGW: The exposed pad is connected to the PCB ground layer through a 4 × 4 thermal via array.

  ii. KTW: The exposed pad is connected to the PCB ground layer through a 6 × 6 thermal via array.

  - (b) Each of top and bottom copper layers has a dedicated pattern for 20% copper coverage.
  - (c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in x 3in copper area. To understand the effects of the copper area on thermal performance, refer to the Thermal Considerations section.



Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### **TPS74201**

SBVS064M - DECEMBER 2005-REVISED OCTOBER 2015

www.ti.com

#### 6.5 Electrical Characteristics

At  $V_{EN}=1.1~V,~V_{IN}=V_{OUT}+0.3~V,~C_{IN}=C_{BIAS}=0.1~\mu F,~C_{OUT}=10~\mu F,~I_{OUT}=50~mA,~V_{BIAS}=5~V,~and~T_{J}=-40^{\circ}C~to~125^{\circ}C,~unless~otherwise~noted.$  Typical values are at  $T_{J}=25^{\circ}C.$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage		V <sub>OUT</sub> + V <sub>DO</sub>		5.5	V
V <sub>BIAS</sub>	Bias pin voltage		2.375		5.25	V
V <sub>REF</sub>	Internal reference (Adjustable)	T <sub>J</sub> = 25°C	0.796	0.8	0.804	V
	Output voltage	V <sub>IN</sub> = 5 V, I <sub>OUT</sub> = 1.5 A, V <sub>BIAS</sub> = 5 V	$V_{REF}$		3.6	V
V <sub>OUT</sub>	Accuracy <sup>(1)</sup>	2.375 V $\leq$ V <sub>BIAS</sub> $\leq$ 5.25 V, V <sub>OUT</sub> + 1.62 V $\leq$ V <sub>BIAS</sub> 50 mA $\leq$ I <sub>OUT</sub> $\leq$ 1.5 A	-1%	±0.2%	1%	
\/ \/\	Line regulation	$V_{OUT\ (NOM)} + 0.3 \le V_{IN} \le 5.5 \text{ V, VQFN}$		0.0005	0.05	%/V
V <sub>OUT</sub> /V <sub>IN</sub>	Line regulation	V <sub>OUT (NOM)</sub> + 0.3 ≤ V <sub>IN</sub> ≤ 5.5 V, DDPAK/TO-263		0.0005	0.06	%/V
	1 1 12	0 mA ≤ I <sub>OUT</sub> ≤ 50 mA		0.013		%/mA
V <sub>OUT</sub> /I <sub>OUT</sub>	Load regulation	50 mA ≤ I <sub>OUT</sub> ≤ 1.5 A		0.04		%/A
		I <sub>OUT</sub> = 1.5 A, V <sub>BIAS</sub> – V <sub>OUT (NOM)</sub> ≥ 1.62 V, VQFN		55	100	mV
$V_{DO}$	V <sub>IN</sub> dropout voltage <sup>(2)</sup>	$I_{OUT} = 1.5 \text{ A}, V_{BIAS} - V_{OUT \text{ (NOM)}} \ge 1.62 \text{ V}, DDPAK/TO-263}$		60	120	mV
	V <sub>BIAS</sub> dropout voltage <sup>(2)</sup>	I <sub>OUT</sub> = 1.5 A, V <sub>IN</sub> = V <sub>BIAS</sub>			1.4	V
I <sub>CL</sub>	Current limit	V <sub>OUT</sub> = 80% × V <sub>OUT</sub> (NOM)	1.8		4	А
I <sub>BIAS</sub>	Bias pin current	I <sub>OUT</sub> = 0 mA to 1.5 A		2	4	mA
I <sub>SHDN</sub>	Shutdown supply current (V <sub>IN</sub> )	V <sub>EN</sub> ≤ 0.4 V		1	100	μA
I <sub>FB</sub> , I <sub>SNS</sub>	Feedback, Sense pin current <sup>(3)</sup>	I <sub>OUT</sub> = 50 mA to 1.5 A	-250	68	250	nA
	Power-supply rejection	1 kHz, I <sub>OUT</sub> = 1.5 A, V <sub>IN</sub> = 1.8 V, V <sub>OUT</sub> = 1.5 V		73		dB
	(V <sub>IN</sub> to V <sub>OUT</sub> )	300 kHz, I <sub>OUT</sub> = 1.5 A, V <sub>IN</sub> = 1.8 V, V <sub>OUT</sub> = 1.5 V		42		
PSRR	Power-supply rejection	1 kHz, I <sub>OUT</sub> = 1.5 A, V <sub>IN</sub> = 1.8 V, V <sub>OUT</sub> = 1.5 V		62		
	(V <sub>BIAS</sub> to V <sub>OUT</sub> )	300 kHz, I <sub>OUT</sub> = 1.5 A, V <sub>IN</sub> = 1.8 V, V <sub>OUT</sub> = 1.5 V		50		dB
Noise	Output noise voltage	100 Hz to 100 kHz, I <sub>OUT</sub> = 1.5 A, C <sub>SS</sub> = 0.001 μF		16 × V <sub>OUT</sub>		$\mu V_{RMS}$
V <sub>TRAN</sub>	%V <sub>OUT</sub> droop during load transient	I <sub>OUT</sub> = 50 mA to 1.5 A at 1 A/μs, C <sub>OUT</sub> = none		3.5		%V <sub>OUT</sub>
t <sub>STR</sub>	Minimum start-up time	I <sub>OUT</sub> = 1.5 A, C <sub>SS</sub> = open		100		μs
I <sub>SS</sub>	Soft-start charging current	V <sub>SS</sub> = 0.4 V	0.5	0.73	1	μA
V <sub>EN, HI</sub>	Enable input high level		1.1		5.5	V
V <sub>EN, LO</sub>	Enable input low level		0		0.4	V
V <sub>EN, HYS</sub>	Enable pin hysteresis			50		mV
V <sub>EN, DG</sub>	Enable pin deglitch time			20		μs
I <sub>EN</sub>	Enable pin current	V <sub>EN</sub> = 5 V		0.1	1	μA
V <sub>IT</sub>	PG trip threshold	V <sub>OUT</sub> decreasing	86.5	90	93.5	%V <sub>OUT</sub>
V <sub>HYS</sub>	PG trip hysteresis			3		%V <sub>OUT</sub>
V <sub>PG, LO</sub>	PG output low voltage	I <sub>PG</sub> = 1 mA (sinking), V <sub>OUT</sub> < V <sub>IT</sub>			0.3	V
I <sub>PG, LKG</sub>	PG leakage current	$V_{PG} = 5.25 \text{ V}, V_{OUT} > V_{IT}$		0.03	1	μA
T <sub>J</sub>	Operating junction temperature		-40		125	°C
_	Thermal shutdown	Shutdown, temperature increasing		155		
$T_{SD}$	temperature	Reset, temperature decreasing		140		°C

Product Folder Links: TPS74201

- (1) Adjustable devices tested at 0.8V; resistor tolerance is not taken into account.
- (2) Dropout is defined as the voltage from the input to V<sub>OUT</sub> when V<sub>OUT</sub> is 2% below nominal.
- (3) I<sub>FB</sub>, I<sub>SNS</sub> current flow is out of the device.

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated

Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




www.ti.com

**TPS74201** 

SBVS064M - DECEMBER 2005 - REVISED OCTOBER 2015

## 6.6 Typical Characteristics

At T<sub>J</sub> = 25°C, V<sub>OUT</sub> = 1.5 V, V<sub>IN</sub> = V<sub>OUT</sub>(TYP) + 0.3 V, V<sub>BIAS</sub> = 3.3 V, I<sub>OUT</sub> = 50 mA, EN = V<sub>IN</sub>, C<sub>IN</sub> = 1  $\mu$ F, C<sub>BIAS</sub> = 4.7  $\mu$ F, C<sub>SS</sub> = 0.01  $\mu$ F, and C<sub>OUT</sub> = 10  $\mu$ F, unless otherwise noted.



Product Folder Links: TPS74201

Copyright © 2005-2015, Texas Instruments Incorporated

Submit Documentation Feedback

7



#### **TPS74201**

SBVS064M - DECEMBER 2005-REVISED OCTOBER 2015

www.ti.com

10M


= 10uF

10M

100k

# **Typical Characteristics (continued)**

At  $T_J = 25^{\circ}C$ ,  $V_{OUT} = 1.5$  V,  $V_{IN} = V_{OUT(TYP)} + 0.3$  V,  $V_{BIAS} = 3.3$  V,  $I_{OUT} = 50$  mA,  $EN = V_{IN}$ ,  $C_{IN} = 1$   $\mu F$ ,  $C_{BIAS} = 4.7$   $\mu F$ ,  $C_{SS} = 1.5$  V,  $V_{IN} = 1.5$  V,  $V_$ 



100kHz

 $I_{OUT} = 1.5A$ 

0.01

Product Folder Links: TPS74201

100

300kHz

0.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00 2.25 2.50

V<sub>IN</sub> - V<sub>OUT</sub> (V)

Figure 11. VIN PSRR vs VIN - VOUT

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated

10k

Frequency (Hz)

Figure 12. Noise Spectral Density

30 20 10

0

0




www.ti.com

TPS74201

SBVS064M - DECEMBER 2005-REVISED OCTOBER 2015

# **Typical Characteristics (continued)**

At  $T_J = 25^{\circ}\text{C}$ ,  $V_{OUT} = 1.5 \text{ V}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.3 \text{ V}$ ,  $V_{BIAS} = 3.3 \text{ V}$ ,  $I_{OUT} = 50 \text{ mA}$ ,  $EN = V_{IN}$ ,  $C_{IN} = 1 \text{ }\mu\text{F}$ ,  $C_{BIAS} = 4.7 \text{ }\mu\text{F}$ ,  $C_{SS} = 0.01 \text{ }\mu\text{F}$ , and  $C_{OUT} = 10 \text{ }\mu\text{F}$ , unless otherwise noted.



Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




#### **TPS74201**

SBVS064M - DECEMBER 2005-REVISED OCTOBER 2015

www.ti.com

## **Typical Characteristics (continued)**

At  $T_J$  = 25°C,  $V_{OUT}$  = 1.5 V,  $V_{IN}$  =  $V_{OUT(TYP)}$  + 0.3 V,  $V_{BIAS}$  = 3.3 V,  $I_{OUT}$  = 50 mA, EN =  $V_{IN}$ ,  $C_{IN}$  = 1  $\mu$ F,  $C_{BIAS}$  = 4.7  $\mu$ F,  $C_{SS}$  = 0.01  $\mu$ F, and  $C_{OUT}$  = 10  $\mu$ F, unless otherwise noted.



Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated

Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



**TPS74201** 

SBVS064M - DECEMBER 2005 - REVISED OCTOBER 2015

www.ti.com

# 7 Detailed Description


#### 7.1 Overview

The TPS742 belongs to a family of generation ultra-low dropout regulators that feature soft-start and tracking capabilities. These regulators use a low current bias input to power all internal control circuitry, allowing the NMOS pass transistor to regulate very low input and output voltages.

The use of an NMOS-pass FET offers several critical advantages for many applications. Unlike a PMOS topology device, the output capacitor has little effect on loop stability. This architecture allows the TPS742 devices to be stable with any or even no output capacitor. Transient response is also superior to PMOS topologies, particularly for low  $V_{IN}$  applications.

The TPS742 devices feature a programmable voltage-controlled soft-start circuit that provides a smooth, monotonic start-up and limits start-up inrush currents that may be caused by large capacitive loads. A power-good (PG) output is available to allow supply monitoring and sequencing of other supplies. An enable (EN) pin with hysteresis and deglitch allows slow-ramping signals to be used for sequencing the device. The low  $V_{\text{IN}}$  and  $V_{\text{OUT}}$  capability allows for inexpensive, easy-to-design, and efficient linear regulation between the multiple supply voltages often present in processor intensive systems.

## 7.2 Functional Block Diagram



#### 7.3 Feature Description

## 7.3.1 Enable and Shutdown

The enable (EN) pin is active high and is compatible with standard digital signaling levels.  $V_{EN}$  less than 0.4 V turns the regulator off, while  $V_{EN}$  greater than 1.1 V turns the regulator on. Unlike many regulators, the enable circuitry has hysteresis and deglitching for use with relatively slow-ramping analog signals. This configuration allows the TPS742 devices to be enabled by connecting the output of another supply to the EN pin. The enable circuitry typically has 50 mV of hysteresis and a deglitch circuit to help avoid ON and OFF cycling because of small glitches in the  $V_{EN}$  signal.

The enable threshold is typically 0.8 V and varies with temperature and process variations. Temperature variation is approximately  $-1 \text{ mV/}^{\circ}\text{C}$ ; therefore, process variation accounts for most of the variation in the enable threshold. If precise turnon timing is required, a fast rise-time signal should be used to enable the TPS742 devices.



Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### **TPS74201**

SBVS064M - DECEMBER 2005-REVISED OCTOBER 2015

www.ti.com

## **Feature Description (continued)**

If not used, EN can be connected to either IN or BIAS. If EN is connected to IN, it should be connected as closely as possible to the largest capacitance on the input to prevent voltage droops on that line from triggering the enable circuit.

## 7.3.2 Power-Good (VQFN Package Only)

The power-good (PG) pin is an open-drain output and can be connected to any 5.5 V or lower rail through an external pullup resistor. This pin requires at least 1.1 V on  $V_{BIAS}$  to have a valid output. The PG output is high-impedance when  $V_{OUT}$  is greater than  $V_{IT} + V_{HYS}$ . If  $V_{OUT}$  drops below  $V_{IT}$  or if  $V_{BIAS}$  drops less than 1.9 V, the open-drain output turns on and pulls the PG output low. The PG pin also asserts when the device is disabled. The recommended operating condition of PG pin sink current is up to 1 mA, so the pullup resistor for PG should be in the range of 10 k $\Omega$  to 1 M $\Omega$ . PG is only provided on the VQFN package. If output voltage monitoring is not needed, then the PG pin can be left floating.

#### 7.3.3 Internal Current Limit

The TPS742 family features a factory-trimmed, accurate current limit that is flat over temperature and supply voltage. The current limit allows the device to supply surges of up to 1.8 A and maintain regulation. The current limit responds in about 10 µs to reduce the current during a short circuit fault. Recovery from a short circuit condition is well-controlled and results in very little output overshoot when the load is removed. See Figure 23 in the *Typical Characteristics* section for a graph of I<sub>OUT</sub> versus V<sub>OUT</sub> performance.

The internal current limit protection circuitry of the TPS742 family of devices is designed to protect against overload conditions. The circuitry is not intended to allow operation above the rated current of the device. Continuously running the TPS742 devices above the rated current degrades device reliability.

#### 7.4 Device Functional Modes

#### 7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage and bias voltage are both at least at the respective minimum specifications.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.
- The device is not operating in dropout.

#### 7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



**TPS74201** 

SBVS064M - DECEMBER 2005-REVISED OCTOBER 2015

www.ti.com

## **Device Functional Modes (continued)**

#### 7.4.3 Disabled

The device is disabled under the following conditions:

- The input or bias voltages are below the respective minimum specifications.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 shows the conditions that lead to the different modes of operation.

**Table 1. Device Functional Mode Comparison** 

OPERATING MODE	PARAMETER					
OPERATING MODE	V <sub>IN</sub>	V <sub>EN</sub>	V <sub>BIAS</sub>	I <sub>OUT</sub>	TJ	
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO} (V_{IN})$	$V_{EN} > V_{EN(high)}$	$V_{BIAS} \ge V_{OUT} + 1.4 \text{ V}$	I <sub>OUT</sub> < I <sub>CL</sub>	T <sub>J</sub> < 125°C	
Dropout mode	$V_{IN} < V_{OUT(nom)} + V_{DO} (V_{IN})$	$V_{EN} > V_{EN(high)}$	$V_{BIAS} < V_{OUT} + 1.4 V$	_	T <sub>J</sub> < 125°C	
Disabled mode (any true condition disables the device)	V <sub>IN</sub> < V <sub>IN(min)</sub>	V <sub>EN</sub> < V <sub>EN(low)</sub>	$V_{BIAS} < V_{BIAS(min)}$		T <sub>J</sub> > 155°C	



Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### **TPS74201**

SBVS064M - DECEMBER 2005 - REVISED OCTOBER 2015

www.ti.com

## 8 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

#### 8.1.1 Input, Output, and Bias Capacitor Requirements

The TPS742 family does not require any output capacitor for stability. If an output capacitor is needed, the device is designed to be stable for all available types and values of output capacitance. The device is also stable with multiple capacitors in parallel, which can be of any type or value.

The capacitance required on the IN and BIAS pins is strongly dependent on the input supply source impedance. To counteract any inductance in the input, the minimum recommended capacitor for  $V_{IN}$  and  $V_{BIAS}$  is  $1\mu F$ . If  $V_{IN}$  and  $V_{BIAS}$  are connected to the same supply, the recommended minimum capacitor for  $V_{BIAS}$  is 4.7  $\mu F$ . Good quality, low ESR capacitors should be used on the input; ceramic X5R and X7R capacitors are preferred. These capacitors should be placed as close to the pins as possible for optimum performance.

## 8.1.2 Transient Response

The TPS742 family of devices were designed to have transient response within 5% for most applications without any output capacitor. In some cases, the transient response may be limited by the transient response of the input supply. This limitation is especially true in applications where the difference between the input and output is less than 300 mV. In this case, adding additional input capacitance improves the transient response much more than just adding additional output capacitance would do. With a solid input supply, adding additional output capacitance reduces undershoot and overshoot during a transient at the expense of a slightly longer V<sub>OUT</sub> recovery time. See Figure 20 in the *Typical Characteristics* section. Because the TPS742 devices are stable without an output capacitor, many applications may allow for little or no capacitance at the LDO output. For these applications, local bypass capacitance for the device under power may be sufficient to meet the transient requirements of the application. This design reduces the total solution cost by avoiding the need to use expensive high-value capacitors at the LDO output.

#### 8.1.3 Dropout Voltage

The TPS742 family of devices offers industry-leading dropout performance, making it well-suited for high-current low  $V_{IN}$ /low  $V_{OUT}$  applications. The extremely low dropout of the TPS742 allows the device to be used in place of a DC-DC converter and still achieve good efficiency. This efficiency allows the user to rethink the power architecture for their applications to achieve the smallest, simplest, and lowest cost solution.

There are two different specifications for dropout voltage with the TPS742 devices. The first specification (illustrated in Figure 24) is referred to as  $V_{IN}$  Dropout, and is for users who wish to apply an external bias voltage to achieve low dropout. This specification assumes that  $V_{BIAS}$  is at least 1.62 V above  $V_{OUT}$ , which is the case for  $V_{BIAS}$  when powered by a 3.3-V rail with 5% tolerance and with  $V_{OUT} = 1.5$  V. If  $V_{BIAS}$  is higher than 3.3 V × 0.95 or  $V_{OUT}$  is less than 1.5 V,  $V_{IN}$  dropout is less than specified.

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

www.ti.com

**TPS74201** 

SBVS064M - DECEMBER 2005 - REVISED OCTOBER 2015

## Application Information (continued)




Figure 24. Typical Application of the TPS742 Using an Auxiliary Bias Rail

The second specification (shown in Figure 25) is referred to as  $V_{BIAS}$  Dropout, and is for users who wish to tie IN and BIAS together. This option allows the device to be used in applications where an auxiliary bias voltage is not available or low dropout is not required. Dropout is limited by BIAS in these applications because V<sub>BIAS</sub> provides the gate drive to the pass FET and therefore must be 1.4 V above V<sub>OLT</sub>. Because of this usage, IN and BIAS tied together easily consume huge power. Pay attention not to exceed the power rating of the IC package.




Figure 25. Typical Application of the TPS742 Without an Auxiliary Bias

#### 8.1.4 Output Noise

The TPS742 devices provide low-output noise when a soft-start capacitor is used. When the device reaches the end of the soft-start cycle, the soft-start capacitor serves as a filter for the internal reference. By using a 0.001-µF soft-start capacitor, the output noise is reduced by half and is typically 30 µV<sub>RMS</sub> for a 1.2-V output (10 Hz to 100 kHz). Because most of the output noise is generated by the internal reference, the noise is a function of the set output voltage. The RMS noise with a 0.001-µF soft-start capacitor is given in Equation 1.

$$V_{N} \left( \mu V_{RMS} \right) = 25 \left( \frac{\mu V_{RMS}}{V} \right) \times V_{OUT} (V)$$
(1)

The low-output noise of the TPS742 devices makes it a good choice for powering transceivers, PLLs, or other noise-sensitive circuitry.

Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### **TPS74201**

SBVS064M - DECEMBER 2005 - REVISED OCTOBER 2015

www.ti.com

## **Application Information (continued)**

#### 8.1.5 Programmable Soft-Start

The TPS742 devices feature a programmable, monotonic, voltage-controlled soft start that is set with an external capacitor (C<sub>SS</sub>). This feature is important for many applications, because it eliminates power-up initialization problems when powering FPGAs, DSPs, or other processors. The controlled voltage ramp of the output also reduces peak inrush current during start-up, minimizing start-up transients to the input power bus.

To achieve a linear and monotonic soft-start, the TPS742 error amplifier tracks the voltage ramp of the external soft-start capacitor until the voltage exceeds the internal reference. The soft-start ramp time depends on the soft-start charging current ( $I_{SS}$ ), soft-start capacitance ( $C_{SS}$ ), and the internal reference voltage ( $V_{REF}$ ), and can be calculated using Equation 2:

$$t_{SS} = \frac{\left(V_{REF} \times C_{SS}\right)}{I_{SS}} \tag{2}$$

If large output capacitors are used, the device current limit ( $I_{CL}$ ) and the output capacitor may set the start-up time. In this case, the start-up time is given by Equation 3:

$$t_{SSCL} = \frac{\left(V_{OUT(NOM)} \times C_{OUT}\right)}{I_{CL(MIN)}}$$
(3)

 $V_{OUT(NOM)}$  is the nominal set output voltage as set by the user,  $C_{OUT}$  is the output capacitance, and  $I_{CL(MIN)}$  is the minimum current limit for the device. In applications where monotonic start-up is required, the soft-start time given by Equation 2 should be set to be greater than Equation 3.

The maximum recommended soft-start capacitor is 0.015  $\mu$ F. Larger soft-start capacitors can be used and will not damage the device; however, the soft-start capacitor discharge circuit may not be able to fully discharge the soft-start capacitor when enabled. Soft-start capacitors larger than 0.015  $\mu$ F could be a problem in applications where the user must rapidly pulse the enable pin and still requires the device to soft-start from ground. C<sub>SS</sub> must be low-leakage; X7R, X5R, or C0G dielectric materials are preferred. See Table 2 for suggested soft-start capacitor values.

Table 2. Standard Capacitor Values for Programming the Soft-Start Time (See Equation 4)

C <sub>SS</sub>	SOFT-START TIME
Open	0.1 ms
470 pF	0.5 ms
1000 pF	1 ms
4700 pF	5 ms
0.01 μF	10 ms
0.015 μF	16 ms

$$t_{\text{SS}}(s) = \frac{V_{\text{REF}} \times C_{\text{SS}}}{I_{\text{SS}}} = \frac{0.8V \times C_{\text{SS}}(F)}{0.73\mu A}$$

where

#### 8.1.6 Sequencing Requirements

The device can have  $V_{IN}$ ,  $V_{BIAS}$ , and  $V_{EN}$  sequenced in any order without causing damage to the device. However, for the soft-start function to work as intended, certain sequencing rules must be applied. Enabling the device after  $V_{IN}$  and  $V_{BIAS}$  are present is preferred, and can be accomplished using a digital output from a processor or supply supervisor. An analog signal from an external RC circuit, as shown in Figure 26, can also be used as long as the delay time is long enough for  $V_{IN}$  and  $V_{BIAS}$  to be present.

Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TPS74201

SBVS064M - DECEMBER 2005 - REVISED OCTOBER 2015




Figure 26. Soft-Start Delay Using an RC Circuit on Enable

If a signal is not available to enable the device after IN and BIAS, simply connecting EN to IN is acceptable for most applications as long as  $V_{IN}$  is greater than 1.1 V and the ramp rate of  $V_{IN}$  and  $V_{BIAS}$  is faster the set soft-start ramp rate. If the ramp rate of the input sources is slower than the set soft-start time, the output will track the slower supply minus the dropout voltage until it reaches the set output voltage. If EN is connected to BIAS, the device will soft-start as programmed provided that  $V_{IN}$  is present before  $V_{BIAS}$ . If  $V_{BIAS}$  and  $V_{EN}$  are present before  $V_{IN}$  is applied and the set soft-start time has expired then  $V_{OUT}$  will track  $V_{IN}$ .

#### NOTE

When  $V_{BIAS}$  and  $V_{EN}$  are present and  $V_{IN}$  is not supplied, this device outputs approximately 50  $\mu A$  of current from OUT. Although this condition will not cause any damage to the device, the output current may charge up the OUT node if total resistance between OUT and GND (including external feedback resistors) is greater than 10 k $\Omega$ .

Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### **TPS74201**

SBVS064M - DECEMBER 2005 - REVISED OCTOBER 2015

www.ti.com

## 8.2 Typical Applications

#### 8.2.1 Adjustable Voltage Part and Setting

Figure 27 is a typical application circuit for the TPS742 adjustable output device.

 $R_1$  and  $R_2$  can be calculated for any output voltage using the formula shown in Figure 27. See Table 3 for sample resistor values of common output voltages. To achieve the maximum accuracy specifications,  $R_2$  should be  $\leq 4.99 \text{ k}\Omega$ .




Figure 27. Typical Application Circuit for the TPS742

Table 3. Standard 1% Resistor Values for Programming the Output Voltage (See Equation 5)

D (I-O)	B (IcO)	V 00
R <sub>1</sub> (kΩ)	R <sub>2</sub> (kΩ)	V <sub>OUT</sub> (V)
Short	Open	0.8
0.619	4.99	0.9
1.13	4.53	1
1.37	4.42	1.05
1.87	4.99	1.1
2.49	4.99	1.2
4.12	4.75	1.5
3.57	2.87	1.8
3.57	1.69	2.5
3.57	1.15	3.3

 $V_{OUT} = 0.8 \times (1 + R1/R2)$  (5)

## NOTE

When  $V_{BIAS}$  and  $V_{EN}$  are present and  $V_{IN}$  is not supplied, this device outputs approximately 50  $\mu A$  of current from OUT. Although this condition does not cause any damage to the device, the output current can charge up the OUT node if total resistance between OUT and GND (including external feedback resistors) is greater than 10 k $\Omega$ .

#### 8.2.1.1 Design Requirements

The design goals are  $V_{IN} = 1.8 \text{ V}$ ,  $V_{OUT} = 1.5 \text{ V}$ , and  $I_{OUT} = 1 \text{ A}$  (maximum). The design optimizes transient response while meeting a 1-ms start-up time with a start-up dominated by the soft-start feature. The input supply comes from a supply on the same circuit board. The available system rails for  $V_{BIAS}$  are 2.7 V, 3.3 V, and 5 V.

The design space consists of C<sub>IN</sub>, C<sub>OUT</sub>, C<sub>BIAS</sub>, C<sub>SS</sub>, V<sub>BIAS</sub>, R<sub>1</sub>, R<sub>2</sub>, and R<sub>3</sub>, and the circuit is from Figure 27.

This example uses a  $V_{IN}$  of 1.8 V, with a  $V_{BIAS}$  of 2.5 V.

Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



**TPS74201** 

SBVS064M - DECEMBER 2005 - REVISED OCTOBER 2015

www.ti.com


#### 8.2.1.2 Detailed Design Procedure

This is assuming the table for the standard capacitor values is put back in as Table 1.

Utilizing Table 3, we select R1 = 4.12 k $\Omega$  for V<sub>OUT</sub> = 1.5 V. and R2 = 4.75 k $\Omega$ . Using Table 1, we select C<sub>SS</sub> = 1000 pF for a 1-ms typical start-up time. For optimal performance, we use the 5-V rail for a Bias supply. An R3 of 100 k $\Omega$  is selected as the PG bus is used by other devices with additional 100-k $\Omega$  pullup resistors.

A  $C_{IN}$  of 10  $\mu F$  is used for better transient performance on the input supply, a  $C_{BIAS}$  of 1  $\mu F$  is used to ensure the Bias supply is solid, and a  $C_{OUT}$  of 1  $\mu F$  is used to provide some local capacitance on the output.

#### 8.2.1.3 Application Curves



## 9 Power Supply Recommendations

The TPS742 devices are designed to operate from an input voltage from 1.1 V to 5.5 V, provided the bias rail is at least 1.4-V higher than the input supply. The bias rail and the input supply must both provide adequate headroom and current for the device to operate normally.

Connect a low-output impedance power supply directly to the IN pin of the TPS742 devices. This supply must have at least 1  $\mu$ F of capacitance near the IN pin for stability. A supply with similar requirements must also be connected directly to the bias rail with a separate 1  $\mu$ F or larger capacitor.

If the IN pin is tied to the bias pin, a minimum 4.7 µF of capacitance is needed for stability.

To increase the overall PSRR of the solution at higher frequencies, use a pi-filter or ferrite bead before the input capacitor.

Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### **TPS74201**

SBVS064M - DECEMBER 2005-REVISED OCTOBER 2015

www.ti.com

## 10 Layout

## 10.1 Layout Guidelines

An optimal layout can greatly improve transient performance, PSRR, and noise. To minimize the voltage droop on the input of the device during load transients, connect the capacitance on IN and BIAS as close as possible to the device. This capacitance also minimizes the effects of parasitic inductance and resistance of the input source and can therefore improve stability. To achieve optimal transient performance and accuracy, connect the top side of  $R_1$  in Figure 27 as close as possible to the load. If BIAS is connected to IN, TI recommends connecting BIAS as close to the sense point of the input supply as possible. This connection minimizes the voltage droop on BIAS during transient conditions and can improve the turnon response.

## 10.2 Layout Example




Figure 32. Layout Schematic (RGW Package)

#### 10.3 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature the thermal protection circuit may cycle ON and OFF. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



**TPS74201** 

www.ti.com

SBVS064M - DECEMBER 2005-REVISED OCTOBER 2015

## **Thermal Protection (continued)**

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 40°C above the maximum expected ambient condition of the application. This condition produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS742 devices is designed to protect against overload conditions. It is not intended to replace proper heatsinking. Continuously running the TPS742 devices into thermal shutdown degrades device reliability.

#### 10.4 Thermal Considerations

Using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , shown in *Thermal Information*, the junction temperature can be estimated with corresponding formulas (given in Equation 6). For backwards compatibility, an older  $\theta_{JC}$ , Top parameter is listed as well.

$$\Psi_{JT}$$
:  $T_J = T_T + \Psi_{JT} \cdot P_D$   
 $\Psi_{JB}$ :  $T_J = T_B + \Psi_{JB} \cdot P_D$ 

#### where

- $P_D$  is the power dissipation given by  $P_D = (V_{IN} V_{OUT}) \times I_{OUT}$
- T<sub>T</sub> is the temperature at the center-top of the IC package
- T<sub>B</sub> is the PCB temperature measured 1mm away from the IC package on the PCB surface (as Figure 33 shows).

#### **NOTE**

Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see the application note *Using New Thermal Metrics* (SBVA025), available for download at www.ti.com.

Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




#### **TPS74201**

SBVS064M - DECEMBER 2005-REVISED OCTOBER 2015

www.ti.com

# **Thermal Considerations (continued)**



- (a) Example RGW (QFN) Package Measurement
- (b) Example KTW (DDPAK) Package Measurement
- (1)  $T_T$  is measured at the center of both the X- and Y-dimensional axes.
- (2) T<sub>B</sub> is measured *below* the package lead on the PCB surface.

Figure 33. Measuring Points for  $T_T$  and  $T_B$ 

Product Folder Links: TPS74201

22

Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



**TPS74201** 

SBVS064M - DECEMBER 2005 - REVISED OCTOBER 2015

www.ti.com

## **Thermal Considerations (continued)**

Compared with  $\theta_{JA}$ , the new thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$  are less independent of board size, but they do have a small dependency. Figure 34 shows characteristic performance of  $\Psi_{JT}$  and  $\Psi_{JB}$  versus board size.

Looking at Figure 34, the RGW package thermal performance has negligible dependency on board size. The KTW package, however, does have a measurable dependency on board size. This dependency exists because the package shape is not point-symmetric to an IC center. In the KTW package, for example (see Figure 33), silicon is not beneath the measuring point of  $T_T$ , which is the center of the X and Y dimension, so that  $\Psi_{JT}$  has a dependency. Also, because of that non-point-symmetry, device heat distribution on the PCB is not point-symmetric, either, so that  $\Psi_{JB}$  has a dependency.




Figure 34.  $\Psi_{JT}$  and  $\Psi_{JB}$  vs Board Size

For a more detailed discussion of why TI does not recommend using  $\theta_{JC}$ , Top to determine thermal characteristics, refer to the application note *Using New Thermal Metrics* (SBVA025), available for download at www.ti.com. Also, refer to the application note *IC Package Thermal Metrics* (SPRA953) (also available on the TI website) for further information.



Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### **TPS74201**

SBVS064M - DECEMBER 2005 - REVISED OCTOBER 2015

www.ti.com

# 11 Device and Documentation Support

## 11.1 Device Support

#### 11.1.1 Development Support

#### 11.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS744. The TPS74201EVM-118 evaluation module (and related user guide) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

## 11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS744 is available through the product folders under *Tools & Software*.

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

- 6A Current-Sharing Dual LDO, TIDU421.
- Using New Thermal Metrics, SBVA025.

## 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

5-Apr-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type				Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS74201KTWR	ACTIVE	DDPAK/ TO-263	KTW	7	500	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR	-40 to 85	TPS74201	Samples
TPS74201KTWRG3	ACTIVE	DDPAK/ TO-263	KTW	7	500	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR	-40 to 85	TPS74201	Samples
TPS74201KTWT	ACTIVE	DDPAK/ TO-263	KTW	7	50	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR	-40 to 85	TPS74201	Samples
TPS74201KTWTG3	ACTIVE	DDPAK/ TO-263	KTW	7	50	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR	-40 to 85	TPS74201	Samples
TPS74201RGRR	PREVIEW	VQFN	RGR	20	3000	TBD	Call TI	Call TI	-40 to 125		
TPS74201RGRT	PREVIEW	VQFN	RGR	20	250	TBD	Call TI	Call TI	-40 to 125		
TPS74201RGWR	ACTIVE	VQFN	RGW	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 74201	Samples
TPS74201RGWRG4	ACTIVE	VQFN	RGW	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 74201	Samples
TPS74201RGWT	ACTIVE	VQFN	RGW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 74201	Samples
TPS74201RGWTG4	ACTIVE	VQFN	RGW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 74201	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability

The Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

Addendum-Page 1



# **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

5-Apr-2016

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information that way not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




# PACKAGE MATERIALS INFORMATION

www.ti.com 7-Jul-2016


#### TAPE AND REEL INFORMATION





- A0 Dimension designed to accommodate the component width
- B0 Dimension designed to accommodate the component length
- KO Dimension designed to accommodate the component thickness
- W Overall width of the carrier tape
- P1 Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficusions are nomina												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS74201KTWR	DDPAK/ TO-263	KTW	7	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS74201KTWT	DDPAK/ TO-263	KTW	7	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS74201RGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS74201RGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
TPS74201RGWT	VQFN	RGW	20	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS74201RGWT	VQFN	RGW	20	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Jul-2016




#### \*All dimensions are nominal

7 til dillici sions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS74201KTWR	DDPAK/TO-263	KTW	7	500	367.0	367.0	45.0
TPS74201KTWT	DDPAK/TO-263	KTW	7	50	367.0	367.0	45.0
TPS74201RGWR	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS74201RGWR	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS74201RGWT	VQFN	RGW	20	250	210.0	185.0	35.0
TPS74201RGWT	VQFN	RGW	20	250	210.0	185.0	35.0



# **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flat pack, No-leads (QFN) package configuration
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.





## THERMAL PAD MECHANICAL DATA

# RGW (S-PVQFN-N20)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206352-2/M 06/15

NOTE: All linear dimensions are in millimeters






# LAND PATTERN DATA

RGW (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.





# **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

B. This drawing is subject to change without notice.

C. QFN (Quad Flatpack No-Lead) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.



Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# **MECHANICAL DATA**

MPSF015 - AUGUST 2001

# KTW (R-PSFM-G7)

#### PLASTIC FLANGE-MOUNT



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Lead width and height dimensions apply to the plated lead.

D. Leads are not allowed above the Datum B.

E. Stand–off height is measured from lead tip with reference to Datum B.

F. Lead width dimension does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum

dimension by more than 0.003". G. Cross–hatch indicates exposed metal surface.

Falls within JEDEC MO–169 with the exception of the dimensions indicated.





## **Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of TPS74201RGWR - IC REG LDO ADJ 1.5A 20VQFN

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Applications**

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial interface.ti.com Medical www.ti.com/medical

Interface logic.ti.com Security www.ti.com/security Logic

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

**Products** 

**OMAP Applications Processors TI E2E Community** www.ti.com/omap e2e.ti.com

www.ti.com/wirelessconnectivity Wireless Connectivity

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated