

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74ACT16373QDLREP</u>

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of SN74ACT16373QDLREP - IC 16BIT D TRANSP LATCH 48SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT16373Q-EP 16-BIT D-TYPE TRANSPARENT LATCH WITH 3-STATE OUTPUTS

SCAS678B - MAY 2002 - REVISED JULY 2002

| Controlled Baseline One Assembly/Test Site, One Fabrication | DL PACKAGE (TOP VIEW) | | | | | | |
|---|------------------------------------|------------------------------|--|--|--|--|--|
| Site Extended Temperature Performance of | 10E [1 1Q1 [2 | 48] 1LE 47] 1D1 | | | | | |
| -40°C to 125°C● Enhanced Diminishing Manufacturing | 1Q2 🛚 3 | 46] 1D2 | | | | | |
| Sources (DMS) Support | GND [] 4 1Q3 [] 5 | 45] GND 44] 1D3 | | | | | |
| Enhanced Product Change Notification | 1Q4 [] 6 | 43 1D4 | | | | | |
| Qualification Pedigree[†] Member of the Texas Instruments | V _{CC} [] 7 1Q5 [] 8 | 42 V _{CC} 41 1D5 | | | | | |
| Widebus™ Family | 1Q6 [] 9 GND [] 10 | 40] 1D6 39] GND | | | | | |
| Inputs Are TTL-Voltage Compatible | 1Q7 🛮 11 | 38 🛮 1D7 | | | | | |
| 3-State Bus Driving True Outputs Full Parallel Access for Loading | 1Q8 🛮 12 2Q1 🖟 13 | 37 🛛 1D8 36 🖟 2D1 | | | | | |
| Distributed V _{CC} and GND Pins Minimize | 2Q2 🛮 14 | 35 2D2 | | | | | |
| High-Speed Switching Noise | GND [] 15 2Q3 [] 16 | 34 GND 33 2D3 | | | | | |
| † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended | 2Q3 [16 2Q4 [17 | 32 2D3 32 2D4 | | | | | |
| temperature range. This includes, but is not limited to, highly accelerated stress test (HAST) or biased 85/85, temperature | V _{CC} [] 18 2Q5 [] 19 | 31 V _{CC} 30 2D5 | | | | | |
| cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. | 2Q5 [] 19 2Q6 [] 20 | 29 2D6 | | | | | |
| , | GND 21 | 28 GND | | | | | |
| description The SN74ACT16373O-EP is a 16-bit D-type | 2Q7 | 27 2D7 26 2D8 | | | | | |

The SN74ACT16373Q-EP is a 16-bit D-type transparent latch with 3-state outputs, designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

This device can be used as two 8-bit latches or one 16-bit latch. The Q outputs of the latches follow the data (D) inputs if the latch-enable (LE) input is taken high. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines in a bus-organized system, without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments



25 2LE

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT16373Q-EP 16-BIT D-TYPE TRANSPARENT LATCH WITH 3-STATE OUTPUTS

ORDERING INFORMATION


| TA | PACK | AGE† | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-----------|---------------|--------------------------|---------------------|
| -40°C to 125°C | SSOP - DL | Tape and reel | SN74ACT16373QDLREP | ACT16373QEP |


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each section)

| | INPUTS | ОИТРИТ | |
|----|--------|--------|-------|
| OE | LE | D | Q |
| L | Н | Н | Н |
| L | Н | L | L |
| L | L | Χ | Q_0 |
| Н | X | Χ | Z |

logic diagram (positive logic)





To Seven Other Channels To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

| Supply voltage range, V _{CC} | –0.5 V to 7 V |
|---|---|
| Input voltage range, V _I (see Note 1) | \dots -0.5 V to V _{CC} + 0.5 V |
| Output voltage range, V _O (see Note 1) | \dots -0.5 V to V _{CC} + 0.5 V |
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) | ±20 mA |
| Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) | ±24 mA |
| Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$ | ±24 mA |
| Continuous current through V _{CC} or GND | ±260 mA |
| Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package | 1.2 W |
| Storage temperature range, T _{stg} | –65°C to 150°C |

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.





Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT16373Q-EP 16-BIT D-TYPE TRANSPARENT LATCH WITH 3-STATE OUTPUTS

SCAS678B - MAY 2002 - REVISED JULY 2002

recommended operating conditions (see Note 3)

| | | MIN | MAX | UNIT |
|----------------|------------------------------------|-----|-----|------|
| VCC | Supply voltage (see Note 4) | 4.5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | V |
| VIL | Low-level input voltage | | 0.8 | V |
| ٧ _I | Input voltage | 0 | VCC | V |
| ٧o | Output voltage | 0 | VCC | V |
| IOH | High-level output current | | -16 | mA |
| loL | Low-level output current | | 16 | mA |
| Δt/Δν | Input transition rise or fall rate | 0 | 10 | ns/V |
| T _A | Operating free-air temperature | -40 | 125 | °C |

NOTES: 3. Unused inputs should be tied to V_{CC} through a pullup resistor of approximately 5 k Ω or greater to prevent them from floating. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | Vaa | T, | _A = 25°C | ; | MIN | MAX | UNIT |
|--------------------|--|-------|------|---------------------|------|--------|-----|-------|
| PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | IVIIIV | MAA | 01111 |
| | I _{OH} = -50 μA | 4.5 V | 4.4 | | | 4.4 | | |
| | ΙΟΗ = -30 μΛ | 5.5 V | 5.4 | | | 5.4 | | |
| Voн | I _{OH} = -16 mA | 4.5 V | 3.94 | | | 3.7 | | V |
| | IOH = -10 IIIA | 5.5 V | 4.94 | | | 4.7 | | |
| | $I_{OH} = -24 \text{ mA}^{\dagger}$ | 5.5 V | | | | 3.85 | | |
| | Ι _{ΟL} = 50 μΑ | 4.5 V | | | 0.1 | | 0.1 | |
| | ΙΟΣ = 50 μΑ | 5.5 V | | | 0.1 | | 0.1 | |
| V _{OL} | I _{OL} = 16 mA | 4.5 V | | | 0.36 | | 0.5 | V |
| | IOL = 10 IIIA | 5.5 V | | | 0.36 | | 0.5 | |
| | $I_{OL} = 24 \text{ mA}^{\dagger}$ | 5.5 V | | | | | 0.5 | |
| lį | $V_I = V_{CC}$ or GND | 5.5 V | | | ±0.1 | | ±1 | μΑ |
| loz | $V_O = V_{CC}$ or GND | 5.5 V | | | ±0.5 | | ±10 | μΑ |
| ICC | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | | 8 | | 160 | μΑ |
| ∆l _{CC} ‡ | One input at 3.4 V, Other inputs at GND or V _{CC} | 5.5 V | | | 0.9 | | 1 | mA |
| C _i | $V_I = V_{CC}$ or GND | 5 V | | 4.5 | | | | pF |
| Co | $V_I = V_{CC}$ or GND | 5 V | | 12 | | | | pF |

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| | | T _A = 2 | 25°C | MIN | MAX | UNIT |
|-----------------|-----------------------------|--------------------|------|--------|-----|------|
| | | MIN MAX | | IVIIIV | WAA | UNIT |
| t _W | Pulse duration, LE high | 4 | | 4 | | ns |
| t _{su} | Setup time, data before LE↓ | 1 | | 1 | | ns |
| th | Hold time, data after LE↓ | 5 | | 5 | | ns |



^{4.} All V_{CC} and GND pins must be connected to the proper-voltage power supply.

[‡] This is the increase in supply current for each input that is at one of the specified TTL-voltage levels rather than 0 V to V_{CC}.



Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ACT16373Q-EP 16-BIT D-TYPE TRANSPARENT LATCH WITH 3-STATE OUTPUTS SCAS678B - MAY 2002 - REVISED JULY 2002

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | то | T, | գ = 25°C | ; | MIN | MAX | UNIT |
|------------------|---------|----------|-----|----------|------|--------|------|------|
| FARAMETER | (INPUT) | (OUTPUT) | MIN | TYP | MAX | IVIIIV | WIAA | ONII |
| t _{PLH} | D | Q | 3.8 | 7.9 | 9.4 | 3.8 | 11.8 | ns |
| ^t PHL | D | ά | 3.1 | 8.2 | 9.7 | 3.1 | 13 | 10 |
| t _{PLH} | LE | Q | 4.6 | 9.3 | 10.8 | 4.6 | 13.7 | nc |
| t _{PHL} | LE | ά | 4.5 | 9.1 | 10.5 | 4.5 | 13 | ns |
| ^t PZH | ŌĒ | Q | 3.1 | 8 | 9.5 | 3.1 | 13 | nc |
| t _{PZL} | OE | Q | 3.8 | 9.4 | 11.1 | 3.8 | 15.1 | ns |
| ^t PHZ | ŌĒ | Q | 5.3 | 8.6 | 9.9 | 5.3 | 11 | ns |
| t _{PLZ} | OE | | | 7.4 | 8.7 | 4.3 | 9.8 | 110 |

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST CON | IDITIONS | TYP | UNIT | |
|--------------------|---|------------------|------------------------|-------------|------|-----|
| C _{pd} Po | Dower dissination conscitance per lateb | Outputs enabled | C: - 50 pF | f = 1 MHz | 43 | nE. |
| | Power dissipation capacitance per latch | Outputs disabled | $C_L = 50 \text{ pF},$ | I = I IVIDZ | 4.5 | p⊦ |






SN74ACT16373Q-EP 16-BIT D-TYPE TRANSPARENT LATCH WITH 3-STATE OUTPUTS

SCAS678B - MAY 2002 - REVISED JULY 2002

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{\Omega} = 50^{\circ} \Omega$, $t_{r} = 3$ ns, $t_{f} = 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE OPTION ADDENDUM

5-Feb-2007

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins P | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|--------------------|-----------------------|-----------------|--------------------|--------|----------------|---------------------------|------------------|------------------------------|
| SN74ACT16373QDLREP | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| V62/03602-01XE | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Datasheet of SN74ACT16373QDLREP - IC 16BIT D TRANSP LATCH 48SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



5-Aug-2008


TAPE AND REEL INFORMATION



TAPE DIMENSIONS ← K0 **←**P1→ \oplus \oplus \oplus \oplus B₀ Cavity → A0 **←**

| Dimension designed to accommodate the component width |
|---|
| Dimension designed to accommodate the component length |
| Dimension designed to accommodate the component thickness |
| Overall width of the carrier tape |
| Pitch between successive cavity centers |
| |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|-----------------|--------------------|------|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| SN74ACT16373QDLREP | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |

Datasheet of SN74ACT16373QDLREP - IC 16BIT D TRANSP LATCH 48SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

5-Aug-2008



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74ACT16373QDLREP | SSOP | DL | 48 | 1000 | 346.0 | 346.0 | 49.0 |



Datasheet of SN74ACT16373QDLREP - IC 16BIT D TRANSP LATCH 48SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118





Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74ACT16373QDLREP - IC 16BIT D TRANSP LATCH 48SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications Amplifiers Audio amplifier.ti.com Automotive Data Converters dataconverter.ti.com DSP dsp.ti.com Broadband Clocks and Timers www.ti.com/clocks **Digital Control** Interface Medical interface.ti.com Military Logic logic.ti.com Optical Networking Power Mgmt power.ti.com Microcontrollers Security microcontroller.ti.com Telephony www.ti-rfid.com RF/IF and ZigBee® Solutions Video & Imaging www.ti.com/lprf

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated