

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

ON Semiconductor MC14555BCP

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



Distributor of ON Semiconductor: Excellent Integrated System Limited Datasheet of MC14555BCP - IC DCODER/DEMUX DUAL 1:4 16-DIP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

MC14555B, MC14556B

Dual Binary to 1-of-4 Decoder/Demultiplexer

The MC14555B and MC14556B are constructed with complementary MOS (CMOS) enhancement mode devices. Each Decoder/Demultiplexer has two select inputs (A and B), an active low Enable input (E), and four mutually exclusive outputs (Q0, Q1, Q2, Q3). The MC14555B has the selected output go to the "high" state, and the MC14556B has the selected output go to the "low" state. Expanded decoding such as binary-to-hexadecimal (1-of-16), etc., can be achieved by using other MC14555B or MC14556B devices.

Applications include code conversion, address decoding, memory selection control, and demultiplexing (using the Enable input as a data input) in digital data transmission systems.

Features

- Diode Protection on All Inputs
- Active High or Active Low Outputs
- Expandable
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- All Outputs Buffered
- Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky TTL Load Over the Rated Temperature Range
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to VSS)

Parameter	Symbol	Value	Unit
DC Supply Voltage Range	V _{DD}	-0.5 to +18.0	V
Input or Output Voltage Range (DC or Transient)	V _{in} , V _{out}	-0.5 to V _{DD} + 0.5	V
Input or Output Current (DC or Transient) per Pin	I _{in} , I _{out}	±10	mA
Power Dissipation, per Package (Note 1)	PD	500	mW
Ambient Temperature Range	T _A	-55 to +125	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Lead Temperature (8–Second Soldering)	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


1. Temperature Derating: "D/DW" Packages: $-7.0 \text{ mW/}{^\circ}\text{C}$ From 65°C To 125°C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} \leq (V_{in} or V_{out}) \leq V_{DD}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor®

http://onsemi.com




PIN ASSIGNMENTS

				_			_
E _A [1•	16	D V _{DD}	E _A [1•	16	
A _A [2	15] E _B	A _A [2	15] E _B
B _A [3	14] A _B	ВА□	3	14	AB
Q0 _A [4	13] B _B		4	13	BBB
Q1 _A	5	12] Q0 _B		5	12] Q0 _E
Q2 _A [6	11] Q1 _B		6	11	
Q3 _A [7	10] Q2 _B		7	10] Q2 _E
V _{SS} [8	9] Q3 _B	v _{ss} [8	9] Q 3 _E
							1

MC14555B

MC14556B



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.




Distributor of ON Semiconductor: Excellent Integrated System Limited Datasheet of MC14555BCP - IC DCODER/DEMUX DUAL 1:4 16-DIP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

MC14555B, MC14556B

TRUTH TABLE

l	nput	5	Outputs							
Enable	ble Select			MC14555B			MC14556B			
Ē	в	Α	Q3	Q2	Q1	Q0	Q3	Q2	Q1	Q0
0	0	0	0	0	0	1	1	1	1	0
0	0	1	0	0	1	0	1	1	0	1
0	1	0	0	1	0	0	1	0	1	1
0	1	1	1	0	0	0	0	1	1	1
1	Х	Х	0	0	0	0	1	1	1	1

X = Don't Care



ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

			- 5	5°C		25°C		12	5°C	
Characteristic	Symbol	V _{DD} Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage "0" Level V _{in} = V _{DD} or 0	V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05		0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
"1" Level V _{in} = 0 or V _{DD}	V _{OH}	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	- - -	Vdc
Input Voltage "0" Level ($V_O = 4.5 \text{ or } 0.5 \text{ Vdc}$) ($V_O = 9.0 \text{ or } 1.0 \text{ Vdc}$) ($V_O = 13.5 \text{ or } 1.5 \text{ Vdc}$)	VIL	5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
"1" Level (V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	V _{IH}	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11	 	Vdc
$\begin{array}{c} \mbox{Output Drive Current} \\ (V_{OH} = 2.5 \mbox{ Vdc}) \\ (V_{OH} = 4.6 \mbox{ Vdc}) \\ (V_{OH} = 9.5 \mbox{ Vdc}) \\ (V_{OH} = 13.5 \mbox{ Vdc}) \end{array}$	Іон	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	- - -	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8	- - -	-1.7 -0.36 -0.9 -2.4		mAdc
$\begin{array}{l} (V_{OL} = 0.4 \; Vdc) & Sink \\ (V_{OL} = 0.5 \; Vdc) \\ (V_{OL} = 1.5 \; Vdc) \end{array}$	I _{OL}	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current	l _{in}	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance, (V _{in} = 0)	C _{in}	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)	I _{DD}	5.0 10 15	- - -	5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Total Supply Current (Notes 3, 4) (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	IT	5.0 10 15			$I_{T} = (1$.85 μA/kHz) .70 μA/kHz) .60 μA/kHz)	f + I _{DD}			μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

3. The formulas given are for the typical characteristics only at 25°C.

4. To calculate total supply current at loads other than 50 pF: $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50)$ Vfk where: I_T is in μ A (per package), C_L in pF, $V = (V_{DD} - V_{SS})$ in volts, f in kHz is input frequency, and k = 0.002.




SWITCHING CHARACTERISTICS (Note 5) ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

Characteristic	Symbol	V _{DD}	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time t_{TLH} , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ t_{TLH} , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ t_{TLH} , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t _{⊤LH} , t _{⊤HL}	5.0 10 15	- - -	100 50 40	200 100 80	ns
Propagation Delay Time – A, B to Output t_{PLH} , t_{PHL} = (1.7 ns/pF) C _L + 135 ns t_{PLH} , t_{PHL} = (0.66 ns/pF) C _L + 62 ns t_{PLH} , t_{PHL} = (0.5 ns/pF) C _L + 45 ns	t _{PLH} , t _{PHL}	5.0 10 15	- - -	220 95 70	440 190 140	ns
Propagation Delay Time – E to Output t_{PLH} , t_{PHL} = (1.7 ns/pF) C _L + 115 ns t_{PLH} , t_{PHL} = (0.66 ns/pF) C _L + 52 ns t_{PLH} , t_{PHL} = (0.5 ns/pF) C _L + 40 ns	t _{PLH} , t _{PHL}	5.0 10 15	- - -	200 85 65	400 170 130	ns

5. The formulas given are for the typical characteristics only at 25°C.

6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.







Figure 1. Dynamic Power Dissipation Signal Waveforms







ORDERING INFORMATION


Device	Package	Shipping [†]
MC14555BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14555BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLV14555BDR2G*	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC14555BFELG	SOEIAJ-16 (Pb-Free)	2000 / Tape & Reel
MC14556BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLV14556BDR2G*	SOIC-16 (Pb-Free)	2500 / Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.



PACKAGE DIMENSIONS






NOTES:

- NOTES: 1. DIRENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050) BSC
J	0.19	0.25	0.008	0.009
Κ	0.10	0.25	0.004	0.009
М	0 °	7°	0 °	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019


SOLDERING FOOTPRINT







PACKAGE DIMENSIONS

SOEIAJ-16 **CASE 966 ISSUE A**







NOTES

1. DIMENSIC Y14.5M, 1982. DIMENSIONING AND TOLERANCING PER ANSI

2. CONTROLLING DIMENSION: MILLIMETER DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE 2

MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT

5 INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018)

-	TO BE 0.40 (0.010).							
	MILLIN	IETERS	INC	HES				
DIM	MIN	MAX	MIN	MAX				
Α		2.05		0.081				
A ₁	0.05	0.20	0.002	0.008				
b	0.35	0.50	0.014	0.020				
C	0.10	0.20	0.007	0.011				
D	9.90	10.50	0.390	0.413				
Е	5.10	5.45	0.201	0.215				
е	1.27	BSC	0.050) BSC				
HE	7.40	8.20	0.291	0.323				
L	0.50	0.85	0.020	0.033				
LE	1.10	1.50	0.043	0.059				
Μ	0 °	10 °	0 °	10 °				
Q ₁	0.70	0.90	0.028	0.035				
Z		0.78		0.031				

ON Semiconductor and the use are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application is not sent purpoted, nor one variant of the papelication is not designed, intended, or other application is producted in science and vary or particular purpoted to runge any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or attended to use or exploration is not sent papeling in the the bedue or other applications included or topic applications in the papeling in the topic of the runge of the application is not sent papeling in the topic of the runge of the application is not sent papeling in the topic of the runge of the application is not sent papeling in the topic of the runge of the papeling intended to runge application is not sent papeling intended to a runge application is not sent papeling in the topic of the runge of the application is not sent papeling in the topic of the runge of the or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center . Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative