Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Maxim Integrated MAX19586ETN+D

For any questions, you can email us directly: sales@integrated-circuit.com







High-Dynamic-Range, 16-Bit, 80Msps ADC with -82dBFS Noise Floor

General Description

The MAX19586 is a 3.3V, high-speed, high-performance analog-to-digital converter (ADC) featuring a fully differential wideband track-and-hold (T/H) and a 16-bit converter core. The MAX19586 is optimized for multichannel, multimode receivers, which require the ADC to meet very stringent dynamic performance requirements. With a -82dBFS noise floor, the MAX19586 allows for the design of receivers with superior sensitivity requirements.

At 80Msps, the MAX19586 achieves a 79.2dB signal-tonoise ratio (SNR) and an 84.3dBc/100dBc single-tone spurious-free dynamic range (SFDR) performance (SFDR1/SFDR2) at $f_{IN} = 70MHz$. The MAX19586 is not only optimized for excellent dynamic performance in the 2nd Nyquist region, but also for high-IF input frequencies. For instance, at 130MHz, the MAX19586 achieves an 82.5dBc SFDR and its SNR performance stays flat (within 2.5dB) throughout the 4th Nyquist region. This level of performance makes the part ideal for high-performance digital receivers.

The MAX19586 operates from a 3.3V analog supply voltage and a 1.8V digital voltage, features a 2.56VP-P full-scale input range, and allows for a guaranteed sampling speed of up to 80Msps. The input track-and-hold stage operates with a 600MHz full-scale, full-power bandwidth.

The MAX19586 features parallel, low-voltage CMOScompatible outputs in two's-complement output format.

The MAX19586 is manufactured in an 8mm x 8mm, 56-pin thin QFN package with exposed paddle (EP) for low thermal resistance, and is specified for the extended industrial (-40°C to +85°C) temperature range.

Applications

Cellular Base-Station Transceiver Systems (BTS)

Wireless Local Loop (WLL)

Multicarrier Receivers

Multistandard Receivers

E911 Location Receivers

High-Performance Instrumentation

Antenna Array Processing

Features

- ♦ 80Msps Minimum Sampling Rate
- -82dBFS Noise Floor
- **♦ Excellent Dynamic Performance** 80dB/79.2dB SNR at fIN = 10MHz/70MHz and -2dBFS 96dBc/102dBc Single-Tone SFDR1/

SFDR2 at $f_{IN} = 10MHz$


- 84.3dBc/100dBc Single-Tone SFDR1/ SFDR2 at fin = 70MHz
- ♦ Less than 0.1ps Sampling Jitter
- ♦ 1.1W Power Dissipation
- 2.56Vp-p Fully Differential Analog Input Voltage Range
- **CMOS-Compatible Two's-Complement Data** Output
- Separate Data Valid Clock and Over-Range Outputs
- Flexible Input Clock Buffer
- 3.3V Analog Power Supply; 1.8V Digital Output
- Small 8mm x 8mm x 0.8mm 56-Pin Thin QFN **Package**
- ♦ EV Kit Available for MAX19586 (Order MAX19586EVKIT)

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX19586ETN	-40°C to +85°C	56 Thin QFN-EP	T5688-2
MAX19586ETN+	-40°C to +85°C	56 Thin QFN-EP	T5688-2

⁺Denotes lead-free package.

Pin Configuration



NIXIN

Maxim Integrated Products 1



ABSOLUTE MAXIMUM RATINGS

AV _{DD} to AGND0.3V to +3.6V	
DV _{DD} to DGND	
AGND to DGND0.3V to +0.3V	
INP, INN, CLKP, CLKN, REFP, REFN,	
REFIN, REFOUT to AGND0.3V to (AVDD + 0.3V)	
D0–D15, DAV, DOR, DAV to GND0.3V to (DV _{DD} + 0.3V)	
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
56-Pin Thin QFN	
(derate 47.6mW/°C above +70°C)3809.5mW	

Operating Temperature Range	40°C to +85°C
Thermal Resistance θ _{JA}	21°C/W
Thermal Resistance θ _{JC}	0.6°C/W
Junction Temperature	+150°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering,	0s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(AV_{DD} = 3.3V, DV_{DD} = 1.8V, AGND = DGND = 0, INP and INN driven differentially, internal reference CLKP and CLKN driven differentially, <math>C_L = 5pF$ at digital outputs, $f_{CLK} = 80MHz$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY	•	·	•			•
Resolution	N			16		Bits
Offset Error	VOS		0	10	20	mV
Gain Error	GE		-3.5		+3.5	%FS
ANALOG INPUTS (INP, INN)						
Input Voltage Range	V _{DIFF}	Fully differential input, V _{IN} = V _{INP} - V _{INN}		2.56		V _{P-P}
Common-Mode Voltage	V _{CM}	Internally self-biased		2.2		V
Differential Input Resistance	R _{IN}			10 ±20%		kΩ
Differential Input Capacitance	CIN			7		рF
Full-Power Analog Bandwidth	BW _{-3dB}	-3dB rolloff for FS Input		600		MHz
REFERENCE INPUT/OUTPUT (R	EFIN, REFOL	JT)	•			•
Reference Input Voltage Range	REFIN			1.28 ±10%		V
Reference Output Voltage	REFOUT			1.28		V
DYNAMIC SPECIFICATIONS (fcl	K = 80Msps)					I.
Thermal Plus Quantization Noise Floor	NF	A _{IN} < -35dBFS		-82		dBFS
		f _{IN} = 10MHz, A _{IN} = -2dBFS		80		
Signal-to-Noise Ratio		f _{IN} = 70MHz, A _{IN} = -2dBFS	77.5	79.2		
(First 4 Harmonics Excluded)	SNR	f _{IN} = 100MHz, A _{IN} = -2dBFS		78.5		dB
(Notes 2, 3)		$f_{IN} = 130MHz$, $A_{IN} = -2dBFS$		77.9		
		$f_{IN} = 168MHz$, $A_{IN} = -2dBFS$		77.2		
		$f_{IN} = 10MHz$, $A_{IN} = -2dBFS$		79.6		
Cignal to Naiga Plus Dietartian		$f_{IN} = 70MHz$, $A_{IN} = -2dBFS$	75	77.6		
Signal-to-Noise Plus Distortion (Notes 2, 3)	SINAD	$f_{IN} = 100MHz$, $A_{IN} = -2dBFS$		77.4		dB
(.15155 _, 5)		$f_{IN} = 130MHz$, $A_{IN} = -2dBFS$		76.4		
		$f_{IN} = 168MHz$, $A_{IN} = -2dBFS$		72.7		



ELECTRICAL CHARACTERISTICS (continued)

 $(AV_{DD}=3.3V,\,DV_{DD}=1.8V,\,AGND=DGND=0,\,INP$ and INN driven differentially, internal reference CLKP and CLKN driven differentially, $C_{L}=5pF$ at digital outputs, $f_{CLK}=80MHz,\,T_{A}=T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_{A}=+25^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		$f_{IN} = 10MHz$, $A_{IN} = -2dBFS$		96		
		$f_{IN} = 70MHz$, $A_{IN} = -2dBFS$	80	84.3		
Spurious-Free Dynamic Range (Worst Harmonic, 2nd and 3rd)	SFDR1	$f_{IN} = 100MHz$, $A_{IN} = -2dBFS$		84		dBc
(Worst Hairnonic, Zhu and Siu)		$f_{IN} = 130MHz$, $A_{IN} = -2dBFS$		82.5		
		$f_{IN} = 168MHz$, $A_{IN} = -2dBFS$		78		
		$f_{IN} = 10MHz$, $A_{IN} = -2dBFS$		102		
Spurious-Free Dynamic Range		$f_{IN} = 70MHz$, $A_{IN} = -2dBFS$	90	100		
(Worst Harmonic, 4th and Higher)	SFDR2	$f_{IN} = 100MHz$, $A_{IN} = -2dBFS$		92		dBc
(Note 3)		$f_{IN} = 130MHz$, $A_{IN} = -2dBFS$		94		
		$f_{IN} = 168MHz$, $A_{IN} = -2dBFS$		90		1
		$f_{IN} = 10MHz$, $A_{IN} = -2dBFS$		-100		
		$f_{IN} = 70MHz$, $A_{IN} = -2dBFS$		-95	-84	1
Second-Order Harmonic	HD2	$f_{IN} = 100MHz$, $A_{IN} = -2dBFS$		-94		dBc
Distortion		$f_{IN} = 130MHz$, $A_{IN} = -2dBFS$		-88.8		1
		$f_{IN} = 168MHz$, $A_{IN} = -2dBFS$		-78		
		$f_{IN} = 10MHz$, $A_{IN} = -2dBFS$		-96		
		$f_{IN} = 70MHz$, $A_{IN} = -2dBFS$		-84.3	-80	
Third-Order Harmonic Distortion	HD3	$f_{IN} = 100MHz$, $A_{IN} = -2dBFS$		-84		dBc
		f _{IN} = 130MHz, A _{IN} = -2dBFS		-82.5		
		$f_{IN} = 168MHz$, $A_{IN} = -2dBFS$		-78		
Two-Tone Intermodulation Distortion	TTIMD	f _{IN1} = 65.1MHz, A _{IN} = -8dBFS f _{IN2} = 70.1MHz, A _{IN} = -8dBFS		-85.2		dBc
Two-Tone SFDR	TTSFDR	f _{IN1} = 65.1MHz, f _{IN2} = 70.1MHz -100dBFS < A _{IN} < -10dBFS		99		dBFS
CONVERSION RATE						
Maximum Conversion Rate	fCLKMAX		80			MHz
Minimum Conversion Rate	fCLKMIN				20	MHz
Aperture Jitter	ţ١			0.094		psrms
CLOCK INPUTS (CLKP, CLKN)			•			•
Differential Input Swing	V _{DIFFCLK}	Fully differential inputs		1.0 to 5.0		V _{P-P}
Common-Mode Voltage	VCMCLK	Self-biased		1.6		V
Differential Input Resistance	RINCLK			10		kΩ
Differential Input Capacitance	CINCLK			3		pF
CMOS-COMPATIBLE DIGITAL OF		-D15, DOR, DAV)	L			· · ·
Digital Output High Voltage	VoH	ISOURCE = 200µA	DV _{DD} - 0.2			V
Digital Output Low Voltage	V _{OL}	I _{SINK} = 200µA			0.2	V





ELECTRICAL CHARACTERISTICS (continued)

 $(AV_{DD} = 3.3V, DV_{DD} = 1.8V, AGND = DGND = 0, INP and INN driven differentially, internal reference CLKP and CLKN driven differentially, C_L = 5pF at digital outputs, f_{CLK} = 80MHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C, unless otherwise noted.) (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TIMING SPECIFICATION (Figure	s 4, 5), C _L = 5	5pF (D0-D15, DOR); C _L = 15pF (DAV)				
CLKP - CLKN High	tCLKP	(Note 2)	5			ns
CLKP - CLKN Low	tCLKN	(Note 2)	5			ns
Effective Aperture Delay	t _{AD}			-300		ps
Output Data Delay	t _{DAT}			3.3		ns
Data Valid Delay	t _{DAV}	(Note 2)	2.8	3.8	5.0	ns
Pipeline Latency	tp			7		Clock Cycles
CLKP Rising Edge to DATA Not Valid	t _{DNV}	(Note 2)	1.2			ns
CLKP Rising Edge to DATA Guaranteed Valid	tDGV	(Note 2)			6.5	ns
DATA Setup Time Before Rising DAV	ts	Clock duty cycle = 50% (Note 2)	3			ns
DATA Hold Time After Rising DAV	tH	Clock duty cycle = 50% (Note 2)	3			ns
POWER SUPPLIES	•		•			
Analog Power-Supply Voltage	AV _{DD}		3.13	3.3	3.46	V
Digital Output Power-Supply Voltage	DV _{DD}		1.7	1.8	1.9	V
Analog Power-Supply Current	lavdd			320	382	mA
Digital Output Power-Supply Current	IDVDD			28	35	mA
Power Dissipation	P _{DISS}			1105	1325	mW

Note 1: ≥ +25°C guaranteed by production test, < +25°C guaranteed by design and characterization. Typical values are at T_A = +25°C.

Note 2: Parameter guaranteed by design and characterization.


Note 3: AC parameter measured in a 32,768-point FFT record, where the first 2 bins of the FFT and 2 bins on either side of the carrier are excluded.



High-Dynamic-Range, 16-Bit, 80Msps ADC with -82dBFS Noise Floor

Typical Operating Characteristics

 $(AV_{DD} = 3.3V, DV_{DD} = 1.8V, INP$ and INN driven differentially, internal reference, CLKP and CLKN driven differentially, $C_L = 5pF$ at digital outputs, $f_{CLK} = 80MHz$, $T_A = +25$ °C. Unless otherwise noted, all AC data based on 32k-point FFT records and under coherent sampling conditions.)






High-Dynamic-Range, 16-Bit, 80Msps ADC with -82dBFS Noise Floor

Typical Operating Characteristics (continued)

/U/IXI/N

 $(AV_{DD} = 3.3V, DV_{DD} = 1.8V, INP$ and INN driven differentially, internal reference, CLKP and CLKN driven differentially, $C_L = 5pF$ at digital outputs, $f_{CLK} = 80MHz$, $T_A = +25$ °C. Unless otherwise noted, all AC data based on 32k-point FFT records and under coherent sampling conditions.)






MIXIM

High-Dynamic-Range, 16-Bit, 80Msps ADC with -82dBFS Noise Floor

Typical Operating Characteristics (continued)

 $(AV_{DD} = 3.3V, DV_{DD} = 1.8V, INP$ and INN driven differentially, internal reference, CLKP and CLKN driven differentially, $C_L = 5pF$ at digital outputs, $f_{CLK} = 80MHz$, $T_A = +25$ °C. Unless otherwise noted, all AC data based on 32k-point FFT records and under coherent sampling conditions.)






High-Dynamic-Range, 16-Bit, 80Msps ADC with -82dBFS Noise Floor

Typical Operating Characteristics (continued)

 $(AV_{DD} = 3.3V, DV_{DD} = 1.8V, INP$ and INN driven differentially, internal reference, CLKP and CLKN driven differentially, $C_L = 5pF$ at digital outputs, $f_{CLK} = 80MHz$, $T_A = +25$ °C. Unless otherwise noted, all AC data based on 32k-point FFT records and under coherent sampling conditions.)





Pin Description

DAV acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	PIN	NAME	FUNCTION
13, 14, 20, 21, 22, 28 4 CLKP Differential Clock, Positive Input Terminal 5 CLKN Differential Clock, Negative Input Terminal 10 INP Differential Clock, Negative Input Terminal 11 INN Differential Analog Input, Positive Terminal 11 INN Differential Analog Input, Negative/Complementary Terminal 11 INN Differential Analog Input, Negative/Complementary Terminal 15, 16, 54 N.C. No Connection. Do not connect to this pin. 26 REFOUT Internal Bandgap Reference Output 27 REFIN Reference Voltage Input 29, 41, 42, DVDD Digital Supply Voltage. Provide local bypassing to ground with 0.01µF and 0.1µF capacitors. 30, 31, 52 DGND Converter Ground. Digital output-driver ground. 32 D0 Digital CMOS Output Bit 0 (LSB) 33 D1 Digital CMOS Output Bit 0 (LSB) 34 D2 Digital CMOS Output Bit 2 35 D3 Digital CMOS Output Bit 3 36 D4 Digital CMOS Output Bit 4 37 D5 Digital CMOS Output Bit 5 38 D6 Digital CMOS Output Bit 6 39 D7 Digital CMOS Output Bit 6 39 D7 Digital CMOS Output Bit 8 43 D9 Digital CMOS Output Bit 19 44 D10 Digital CMOS Output Bit 19 45 D11 Digital CMOS Output Bit 19 46 D12 Digital CMOS Output Bit 19 47 D13 Digital CMOS Output Bit 19 48 D14 Digital CMOS Output Bit 11 49 D15 Digital CMOS Output Bit 12 50 DAV Digital CMOS Output Bit 19 Data Valid CMOS Output Bit 13 Data Valid CMOS Output Bit 14 D10 Digital CMOS Output Bit 19 Data Valid CMOS Output Bit 15 DAV Data Valid CMOS Output Bit 15 DAV Data Valid CMOS Output Bit 15 Data Valid CMOS Output Bit 16 Data Valid CMOS Output B	19, 23, 24,	AV _{DD}	Analog Supply Voltage. Provide local bypassing to ground with 0.01μF and 0.1μF capacitors.
5 CLKN Differential Clock, Negative Input Terminal 10 INP Differential Analog Input, Positive Terminal 11 INN Differential Analog Input, Negative/Complementary Terminal 15, 16, 54 N.C. N.C. No Connection. Do not connect to this pin. 26 REFOUT Internal Bandgap Reference Output 27 REFIN Reference Voltage Input 29, 41, 42, 51 DVDD Digital Supply Voltage. Provide local bypassing to ground with 0.01µF and 0.1µF capacitors. 30, 31, 52 DGND Converter Ground. Digital output-driver ground. 32 D0 Digital CMOS Output Bit 0 (LSB) 33 D1 Digital CMOS Output Bit 1 34 D2 Digital CMOS Output Bit 2 35 D3 Digital CMOS Output Bit 3 36 D4 Digital CMOS Output Bit 3 37 D5 Digital CMOS Output Bit 5 38 D6 Digital CMOS Output Bit 6 39 D7 Digital CMOS Output Bit 7 40 D8 Digital CMOS Output Bit 7 40 D8 Digital CMOS Output Bit 8 43 D9 Digital CMOS Output Bit 9 44 D10 Digital CMOS Output Bit 10 45 D11 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 13 48 D14 Digital CMOS Output Bit 14 49 D15 Digital CMOS Output Bit 15 Data Valid CMOS Output Bit 16 Data Over-Range Bit. This output can be used as a clock control line to drive an external buffer or data-acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. DAV Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	13, 14, 20,	AGND	
10 INP Differential Analog Input, Positive Terminal 11 INN Differential Analog Input, Negative/Complementary Terminal 15, 16, 54 N.C. No Connection. Do not connect to this pin. 26 REFOUT Internal Bandgap Reference Output 27 REFIN Reference Voltage Input 29, 41, 42, 51 DVDD Digital Supply Voltage. Provide local bypassing to ground with 0.01µF and 0.1µF capacitors. 30, 31, 52 DGND Converter Ground. Digital output-driver ground. 32 D0 Digital CMOS Output Bit 0 (LSB) 33 D1 Digital CMOS Output Bit 1 34 D2 Digital CMOS Output Bit 2 35 D3 Digital CMOS Output Bit 3 36 D4 Digital CMOS Output Bit 3 37 D5 Digital CMOS Output Bit 6 38 D6 Digital CMOS Output Bit 6 39 D7 Digital CMOS Output Bit 7 40 D8 Digital CMOS Output Bit 8 41 D10 Digital CMOS Output Bit 8 42 D9 Digital CMOS Output Bit 8 43 D9 Digital CMOS Output Bit 8 44 D10 Digital CMOS Output Bit 10 45 D11 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 12 47 D13 Digital CMOS Output Bit 13 48 D14 Digital CMOS Output Bit 14 49 D15 Digital CMOS Output Bit 13 Data Valid CMOS Output Bit 14 D10 Digital CMOS Output Bit 13 Data Valid CMOS Output Bit 14 D10 Digital CMOS Output Bit 15 Data Valid CMOS Output Bit 16 Data Valid CMOS Output Bit 16 Data Valid CMOS Output Bit 17 Data Valid CMOS Output Bit 18 Data Valid CMOS Output Bit 19 Data Valid CMOS Output Bit 14 Data Valid CMOS Output Bit 15 (MSB) Data Valid CMOS Output Bit 15 (MSB) Data Valid Output. This output can be used as a clock control line to drive an external buffer or data-acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	4	CLKP	Differential Clock, Positive Input Terminal
11 INN Differential Analog Input, Negative/Complementary Terminal 15, 16, 54 N.C. No Connection. Do not connect to this pin. 26 REFOUT Internal Bandgap Reference Output 27 REFIN Reference Voltage Input 29, 41, 42, 51 DVpD Digital Supply Voltage. Provide local bypassing to ground with 0.01µF and 0.1µF capacitors. 30, 31, 52 DGND Converter Ground. Digital output-driver ground. 32 D0 Digital CMOS Output Bit 0 (LSB) 33 D1 Digital CMOS Output Bit 1 34 D2 Digital CMOS Output Bit 2 35 D3 Digital CMOS Output Bit 3 36 D4 Digital CMOS Output Bit 4 37 D5 Digital CMOS Output Bit 5 38 D6 Digital CMOS Output Bit 6 39 D7 Digital CMOS Output Bit 6 39 D7 Digital CMOS Output Bit 8 43 D9 Digital CMOS Output Bit 8 43 D9 Digital CMOS Output Bit 8 44 D10 Digital CMOS Output Bit 10 45 D11 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 12 47 D13 Digital CMOS Output Bit 12 48 D14 Digital CMOS Output Bit 14 49 D15 Digital CMOS Output Bit 15 (MSB) DAV DAV Soutput Bit This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	5	CLKN	Differential Clock, Negative Input Terminal
15, 16, 54 N.C. No Connection. Do not connect to this pin. REFOUT Internal Bandgap Reference Output REFIN Reference Voltage Input DVD Digital Supply Voltage. Provide local bypassing to ground with 0.01μF and 0.1μF capacitors. DVD Digital CMOS Output Bit 0 (LSB) DIDIGITATION DIGITAL CMOS Output Bit 1 DPD Digital CMOS Output Bit 2 DPD Digital CMOS Output Bit 3 DPD Digital CMOS Output Bit 3 DPD Digital CMOS Output Bit 4 DPD Digital CMOS Output Bit 5 DPD Digital CMOS Output Bit 6 DPD Digital CMOS Output Bit 7 DPD Digital CMOS Output Bit 8 DPD Digital CMOS Output Bit 9 DPD Digital CMOS Output Bit 9 DPD Digital CMOS Output Bit 9 DPD Digital CMOS Output Bit 10 DPD Digital CMOS Output Bit 10 DPD Digital CMOS Output Bit 10 DPD Digital CMOS Output Bit 11 DPD Digital CMOS Output Bit 11 DPD Digital CMOS Output Bit 10 DPD Digital CMOS Output Bit 11 DPD Digital CMOS Output Bit 12 DPD Digital CMOS Output Bit 12 DPD Digital CMOS Output Bit 11 DPD Digital CMOS Output Bit 12 DPD Digital CMOS Output Bit 13 DPD Digital CMOS Output Bit 14 DPD Digital CMOS Output Bit 15 DPD DIGITAL CMOS DIGITA	10	INP	Differential Analog Input, Positive Terminal
26 REFOUT Internal Bandgap Reference Output 27 REFIN Reference Voltage Input 29, 41, 42, 51 DVDD Digital Supply Voltage. Provide local bypassing to ground with 0.01µF and 0.1µF capacitors. 30, 31, 52 DGND Converter Ground. Digital output-driver ground. 32 D0 Digital CMOS Output Bit 0 (LSB) 33 D1 Digital CMOS Output Bit 1 34 D2 Digital CMOS Output Bit 2 35 D3 Digital CMOS Output Bit 3 36 D4 Digital CMOS Output Bit 4 37 D5 Digital CMOS Output Bit 5 38 D6 Digital CMOS Output Bit 6 39 D7 Digital CMOS Output Bit 7 40 D8 Digital CMOS Output Bit 8 43 D9 Digital CMOS Output Bit 9 44 D10 Digital CMOS Output Bit 10 45 D11 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 12 47 D13 Digital CMOS Output Bit 13 48 D14 Digital CMOS Output Bit 13 48 D14 Digital CMOS Output Bit 14 49 D15 Digital CMOS Output Bit 15 (MSB) DAV DAV DAV DAVIS OUTPUT BIT SOUTPUT CAN BE A CONTROL OF THE PROVINCE O	11	INN	Differential Analog Input, Negative/Complementary Terminal
27 REFIN Reference Voltage Input 29, 41, 42, 51 DVDD Digital Supply Voltage. Provide local bypassing to ground with 0.01µF and 0.1µF capacitors. 30, 31, 52 DGND Converter Ground. Digital output-driver ground. 32 D0 Digital CMOS Output Bit 0 (LSB) 33 D1 Digital CMOS Output Bit 1 34 D2 Digital CMOS Output Bit 2 35 D3 Digital CMOS Output Bit 3 36 D4 Digital CMOS Output Bit 4 37 D5 Digital CMOS Output Bit 5 38 D6 Digital CMOS Output Bit 7 Digital CMOS Output Bit 8 39 D7 Digital CMOS Output Bit 8 40 DB Digital CMOS Output Bit 9 Digital CMOS Output Bit 9 Digital CMOS Output Bit 10 Digital CMOS Output Bit 10 Digital CMOS Output Bit 11 Digital CMOS Output Bit 11 Digital CMOS Output Bit 12 Digital CMOS Output Bit 13 Digital CMOS Output Bit 11 Digital CMOS Output Bit 11 Digital CMOS Output Bit 13 Digital CMOS Output Bit 13 Digital CMOS Output Bit 13 Digital CMOS Output Bit 14 D10 Digital CMOS Output Bit 13 Digital CMOS Output Bit 14 D11 Digital CMOS Output Bit 14 D12 Digital CMOS Output Bit 14 D13 Digital CMOS Output Bit 15 Digital CMOS Output Bit 15 (MSB) DAV	15, 16, 54	N.C.	No Connection. Do not connect to this pin.
29, 41, 42, 51 DVDD Digital Supply Voltage. Provide local bypassing to ground with 0.01μF and 0.1μF capacitors. 30, 31, 52 DGND Converter Ground. Digital output-driver ground. 32 D0 Digital CMOS Output Bit 0 (LSB) 33 D1 Digital CMOS Output Bit 1 34 D2 Digital CMOS Output Bit 2 35 D3 Digital CMOS Output Bit 3 36 D4 Digital CMOS Output Bit 4 37 D5 Digital CMOS Output Bit 6 39 D7 Digital CMOS Output Bit 7 40 D8 Digital CMOS Output Bit 9 44 D10 Digital CMOS Output Bit 10 43 D9 Digital CMOS Output Bit 10 45 D11 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 12 47 D13 Digital CMOS Output Bit 15 (MSB) 50 DAV Data Valid Output. This output can be used as a clock control line to drive an external buffer or data-acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ms. 53 DOR Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transit	26	REFOUT	Internal Bandgap Reference Output
51 DVDD Digital Supply Voltage: Provide local bypassing to ground with U.O.IpP and 0. IpP capacitors. 30, 31, 52 DGND Converter Ground. Digital output-driver ground. 32 D0 Digital CMOS Output Bit 0 (LSB) 33 D1 Digital CMOS Output Bit 1 34 D2 Digital CMOS Output Bit 2 35 D3 Digital CMOS Output Bit 3 36 D4 Digital CMOS Output Bit 4 37 D5 Digital CMOS Output Bit 6 39 D7 Digital CMOS Output Bit 6 39 D7 Digital CMOS Output Bit 7 40 D8 Digital CMOS Output Bit 8 43 D9 Digital CMOS Output Bit 9 44 D10 Digital CMOS Output Bit 10 45 D11 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 12 47 D13 Digital CMOS Output Bit 13 48 D14 Digital CMOS Output Bit 14 49 D15 Digital CMOS Output Bit 15 (MSB) DAV	27	REFIN	Reference Voltage Input
32 D0 Digital CMOS Output Bit 0 (LSB) 33 D1 Digital CMOS Output Bit 1 34 D2 Digital CMOS Output Bit 2 35 D3 Digital CMOS Output Bit 3 36 D4 Digital CMOS Output Bit 4 37 D5 Digital CMOS Output Bit 5 38 D6 Digital CMOS Output Bit 6 39 D7 Digital CMOS Output Bit 7 40 D8 Digital CMOS Output Bit 8 43 D9 Digital CMOS Output Bit 9 44 D10 Digital CMOS Output Bit 10 45 D11 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 12 47 D13 Digital CMOS Output Bit 13 48 D14 Digital CMOS Output Bit 13 49 D15 Digital CMOS Output Bit 14 49 D15 Digital CMOS Output Bit 15 (MSB) Data Valid Output. This output can be used as a clock control line to drive an external buffer or data-acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	l	DV _{DD}	Digital Supply Voltage. Provide local bypassing to ground with 0.01µF and 0.1µF capacitors.
33 D1 Digital CMOS Output Bit 1 34 D2 Digital CMOS Output Bit 2 35 D3 Digital CMOS Output Bit 3 36 D4 Digital CMOS Output Bit 4 37 D5 Digital CMOS Output Bit 5 38 D6 Digital CMOS Output Bit 6 39 D7 Digital CMOS Output Bit 7 40 D8 Digital CMOS Output Bit 8 43 D9 Digital CMOS Output Bit 9 44 D10 Digital CMOS Output Bit 10 45 D11 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 12 47 D13 Digital CMOS Output Bit 13 48 D14 Digital CMOS Output Bit 14 49 D15 Digital CMOS Output Bit 14 49 D15 Digital CMOS Output Bit 15 (MSB) Data Valid Output. This output can be used as a clock control line to drive an external buffer or data-acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	30, 31, 52	DGND	Converter Ground. Digital output-driver ground.
D2 Digital CMOS Output Bit 2	32	D0	Digital CMOS Output Bit 0 (LSB)
D3 Digital CMOS Output Bit 3 D4 Digital CMOS Output Bit 4 D5 Digital CMOS Output Bit 5 D6 Digital CMOS Output Bit 6 D7 Digital CMOS Output Bit 7 D8 Digital CMOS Output Bit 7 D9 Digital CMOS Output Bit 8 D9 Digital CMOS Output Bit 9 D10 Digital CMOS Output Bit 10 D11 Digital CMOS Output Bit 11 D12 Digital CMOS Output Bit 12 D13 Digital CMOS Output Bit 13 D14 Digital CMOS Output Bit 13 D15 Digital CMOS Output Bit 14 D16 D17 Digital CMOS Output Bit 14 D17 Digital CMOS Output Bit 14 D8 D18 Digital CMOS Output Bit 14 D9 D19 Digital CMOS Output Bit 15 (MSB) D19 Data Valid Output. This output can be used as a clock control line to drive an external buffer or data-acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. D19 DAV DAV CMOS DAV SANS. D10 DAV DAV SANS SANS. D10 DAV SANS SANS DAV SANS SANS SANS SANS SANS SANS SANS SA	33	D1	Digital CMOS Output Bit 1
D4 Digital CMOS Output Bit 4 37 D5 Digital CMOS Output Bit 5 38 D6 Digital CMOS Output Bit 6 39 D7 Digital CMOS Output Bit 7 40 D8 Digital CMOS Output Bit 8 43 D9 Digital CMOS Output Bit 9 44 D10 Digital CMOS Output Bit 10 45 D11 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 12 47 D13 Digital CMOS Output Bit 13 48 D14 Digital CMOS Output Bit 14 49 D15 Digital CMOS Output Bit 15 (MSB) DAV DAV DAVE DAVE DAVE DAVE DAVE DAVE DA	34	D2	Digital CMOS Output Bit 2
37	35	D3	Digital CMOS Output Bit 3
38 D6 Digital CMOS Output Bit 6 39 D7 Digital CMOS Output Bit 7 40 D8 Digital CMOS Output Bit 8 43 D9 Digital CMOS Output Bit 9 44 D10 Digital CMOS Output Bit 10 45 D11 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 12 47 D13 Digital CMOS Output Bit 13 48 D14 Digital CMOS Output Bit 14 49 D15 Digital CMOS Output Bit 15 (MSB) Data Valid Output. This output can be used as a clock control line to drive an external buffer or data-acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	36	D4	Digital CMOS Output Bit 4
39 D7 Digital CMOS Output Bit 7 40 D8 Digital CMOS Output Bit 8 43 D9 Digital CMOS Output Bit 9 44 D10 Digital CMOS Output Bit 10 45 D11 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 12 47 D13 Digital CMOS Output Bit 13 48 D14 Digital CMOS Output Bit 14 49 D15 Digital CMOS Output Bit 15 (MSB) Data Valid Output. This output can be used as a clock control line to drive an external buffer or data-acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	37	D5	Digital CMOS Output Bit 5
D8 Digital CMOS Output Bit 8 43 D9 Digital CMOS Output Bit 9 44 D10 Digital CMOS Output Bit 10 45 D11 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 12 47 D13 Digital CMOS Output Bit 13 48 D14 Digital CMOS Output Bit 14 49 D15 Digital CMOS Output Bit 15 (MSB) Data Valid Output. This output can be used as a clock control line to drive an external buffer or data-acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	38	D6	Digital CMOS Output Bit 6
D9 Digital CMOS Output Bit 9 44 D10 Digital CMOS Output Bit 10 45 D11 Digital CMOS Output Bit 11 46 D12 Digital CMOS Output Bit 12 47 D13 Digital CMOS Output Bit 13 48 D14 Digital CMOS Output Bit 14 49 D15 Digital CMOS Output Bit 15 (MSB) Data Valid Output. This output can be used as a clock control line to drive an external buffer or data-acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	39	D7	Digital CMOS Output Bit 7
D10 Digital CMOS Output Bit 10 D11 Digital CMOS Output Bit 11 D12 Digital CMOS Output Bit 12 D13 Digital CMOS Output Bit 13 D14 Digital CMOS Output Bit 14 D15 Digital CMOS Output Bit 15 (MSB) D16 Digital CMOS Output Bit 15 (MSB) D17 Digital CMOS Output Bit 15 (MSB) D18 Data Valid Output. This output can be used as a clock control line to drive an external buffer or data-acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. D18 DOR DAY Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	40	D8	Digital CMOS Output Bit 8
D11 Digital CMOS Output Bit 11 Digital CMOS Output Bit 12 D13 Digital CMOS Output Bit 13 D14 Digital CMOS Output Bit 14 D15 Digital CMOS Output Bit 14 D16 Digital CMOS Output Bit 15 (MSB) D17 Digital CMOS Output Bit 15 (MSB) D18 Data Valid Output. This output can be used as a clock control line to drive an external buffer or data-acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. D19 DOR	43	D9	Digital CMOS Output Bit 9
46 D12 Digital CMOS Output Bit 12 47 D13 Digital CMOS Output Bit 13 48 D14 Digital CMOS Output Bit 14 49 D15 Digital CMOS Output Bit 15 (MSB) Data Valid Output. This output can be used as a clock control line to drive an external buffer or data-acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	44	D10	Digital CMOS Output Bit 10
D13 Digital CMOS Output Bit 13 48 D14 Digital CMOS Output Bit 14 49 D15 Digital CMOS Output Bit 15 (MSB) Data Valid Output. This output can be used as a clock control line to drive an external buffer or data-acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	45	D11	Digital CMOS Output Bit 11
D14 Digital CMOS Output Bit 14 D15 Digital CMOS Output Bit 15 (MSB) Data Valid Output. This output can be used as a clock control line to drive an external buffer or data-acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	46	D12	Digital CMOS Output Bit 12
Data Valid Output. This output can be used as a clock control line to drive an external buffer or data- acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	47	D13	Digital CMOS Output Bit 13
Data Valid Output. This output can be used as a clock control line to drive an external buffer or data- acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	48	D14	Digital CMOS Output Bit 14
DAV acquisition system. The typical delay time between the falling edge of the converter clock and the rising edge of DAV is 3.8ns. Data Over-Range Bit. This control line flags an over-/under-range condition in the ADC. If DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	49	D15	Digital CMOS Output Bit 15 (MSB)
53 DOR transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates within the allowable full-scale range.	50	DAV	
FP Evnosed Paddla Must be connected to AGND	53	DOR	transitions high, an over-/under-range condition was detected. If DOR remains low, the ADC operates
Li Liposed i addie. Must be confiected to Adiab.	_	EP	Exposed Paddle. Must be connected to AGND.





Detailed Description

Figure 1 provides an overview of the MAX19586 architecture. The MAX19586 employs an input track-and-hold (T/H) amplifier, which has been optimized for low thermal noise and low distortion. The high-impedance differential inputs to the T/H amplifier (INP and INN) are self-biased at 2.2V, and support a full-scale 2.56Vp-p differential input voltage. The output of the T/H amplifier is applied to a multistage pipelined ADC core, which is designed to achieve a very low thermal noise floor and low distortion.

A clock buffer receives a differential input clock waveform and generates a low-jitter clock signal for the input T/H. The signal at the analog inputs is sampled at the rising edge of the differential clock waveform. The differential clock inputs (CLKP and CLKN) are high-impedance inputs, are self-biased at 1.6V, and support differential clock waveforms from 1VP-P to 5VP-P.

The outputs from the multistage pipelined ADC core are delivered to error correction and formatting logic, which deliver the 16-bit output code in two's-complement format to digital output drivers. The output drivers provide 1.8V CMOS-compatible outputs.

Analog Inputs (INP, INN)

The signal inputs to the MAX19586 (INP and INN) are balanced differential inputs. This differential configuration provides immunity to common-mode noise coupling and rejection of even-order harmonic terms. The differ-

ential signal inputs to the MAX19586 should be AC-coupled and carefully balanced to achieve the best dynamic performance (see Differential, AC-Coupled Analog Inputs in the Applications Information section for more details). AC-coupling of the input signal is required because the MAX19586 inputs are self-biasing as shown in Figure 2. Although the track-and-hold inputs are high impedance, the actual differential input impedance is nominally $10k\Omega$ because of the two $5k\Omega$ resistors connected to the common-mode bias circuitry.

Avoid injecting any DC leakage currents into these analog inputs. Exceeding a DC leakage current of 10µA shifts the self-biased common-mode level, adversely affecting the converter's performance.

On-Chip Reference Circuit

The MAX19586 incorporates an on-chip 1.28V, low-drift bandgap reference. This reference potential establishes the full-scale range for the converter, which is nominally 2.56VP-P differential (Figure 3). The internal reference voltage can be monitored by REFOUT. To use the internal reference voltage the reference input (REFIN) must be connected to REFOUT through a 10k Ω resistor. Bypass both pins with separate 1 μ F capacitors to AGND.

The MAX19586 also allows an external reference source to be connected to REFIN, enabling the user to overdrive the internal bandgap reference. REFIN accepts a $1.28V \pm 10\%$ input voltage range.




Figure 1. Block Diagram



Clock Inputs (CLKP, CLKN)

The differential clock buffer for the MAX19586 has been designed to accept an AC-coupled clock waveform. Like the signal inputs, the clock inputs are self-biasing. In this case, the self-biased potential is 1.6V and each input is connected to the reference potential with a $5k\Omega$ resistor. Consequently, the differential input resistance associated with the clock inputs is $10k\Omega$. While differential clock signals as low as $0.5V_{P-P}$ can be used to drive the clock inputs, best dynamic performance is achieved with $1V_{P-P}$ to $5V_{P-P}$ clock input voltage levels.

Jitter on the clock signal translates directly to jitter (noise) on the sampled signal. Therefore, the clock source must be a very low-jitter (low-phase-noise) source. Additionally, extremely low phase-noise oscillators and bandpass filters should be used to obtain the true AC performance of this converter. See the Differential, AC-Coupled Clock Inputs and Testing the MAX19586 topics in the Applications Information section for additional details on the subject of driving the clock inputs.




Figure 2. Simplified Analog Input Architecture

System Timing Requirements

Figure 4 depicts the general timing relationships for the signal input, clock input, data output, and DAV output. Figure 5 shows the detailed timing specifications and signal relationships, as defined in the *Electrical Characteristics* table.

The MAX19586 samples the input signal on the rising edge of the input clock. Output data is valid on the rising edge of the DAV signal, with a 7 clock-cycle data latency. Note that the clock duty cycle should typically be $50\% \pm 10\%$ for proper operation.

Digital Outputs (D0-D15, DAV, DOR)

Although designed for low-voltage 1.8V logic systems, the logic-high level of the low-voltage CMOS-compatible digital outputs (D0–D15, DAV, and DOR) offer some flexibility, as it allows the user to select the digital voltage within the 1.7V to 1.9V range.

For best performance, the capacitive loading on the digital outputs of the MAX19586 should be kept as low as possible (< 10pF). Due to the current-limited data-output driver of the MAX19586, large capacitive loads increase the rise and fall time of the data and can make it more difficult to register the data into the next IC. The loading capacitance can be kept low by keeping the output traces short and by driving a single CMOS buffer or latch input (as opposed to multiple CMOS inputs). The output data is in two's-complement format, as illustrated in Table 1.

Data is valid at the rising edge of DAV (Figures 4, 5). DAV may be used as a clock signal to latch the output data. Note that the DAV output driver is not current limited, hence it allows for higher capacitive loading.




Figure 3. Full-Scale Voltage Range








Figure 4. General System and Output Timing Diagram




Figure 5. Detailed Timing Information for Clock Operation

12 _______/N/JXI/M



Table 1. MAX19586 Digital Output Coding

INP ANALOG VOLTAGE LEVEL	INN ANALOG VOLTAGE LEVEL	D15-D0 TWO'S-COMPLEMENT CODE
V _{CM} + 0.64V	V _{CM} - 0.64V	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (positive full-scale)
V _{CM}	Vсм	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (midscale + δ) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (midscale - δ)
V _{CM} - 0.64V	V _{CM} + 0.64V	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (negative full-scale)

The converter's DOR output signal is used to identify over- and under-range conditions. If the input signal exceeds the positive or negative full-scale range for the MAX19586 then DOR will be asserted high. The timing for DOR is identical to the timing for the data outputs, and DOR therefore provides an over-range indication on a sample-by-sample basis.

_Applications Information

Differential, AC-Coupled Clock Inputs

The clock inputs to the MAX19586 are driven with an AC-coupled differential signal, and best performance is achieved under these conditions. However, it is often the case that the available clock source is single-ended. Figure 6 demonstrates one method for converting a single-ended clock signal into a differential signal with a transformer. In this example, the transformer turns ratio from the primary to secondary side is 1:1.414. The impedance ratio from primary to secondary is the square of the turns ratio, or 1:2. So terminating the secondary side with a 100Ω differential resistance results in a 50Ω load looking into the primary side of the transformer. The termination resistor in this example is comprised of the series combination of two 50Ω resistors with their common node AC-coupled to ground.

Figure 6 illustrates the secondary side of the transformer to be coupled directly to the clock inputs. Since the clock inputs are self-biasing, the center tap of the transformer must be AC-coupled to ground or left floating. If the center tap of the transformer's secondary side is DC-coupled to ground, it is necessary to add blocking capacitors in series with the clock inputs.

Clock jitter is generally improved if the clock signal has a high slew rate at the time of its zero-crossing. Therefore, if a sinusoidal source is used to drive the clock inputs the clock amplitude should be as large as possible to maximize the zero-crossing slew rate. The back-to-back Schottky diodes shown in Figure 6 are not required as long as the input signal is held to a differential voltage potential of 3VP-P or less. If a larger amplitude signal is provided (to maximize the zero-crossing slew rate), then the diodes serve to limit the differential signal swing at the clock inputs. Note that all AC specifications for the MAX19586 are measured within this configuration and with an input clock amplitude of approximately 12dBm.

Any differential mode noise coupled to the clock inputs translates to clock jitter and degrades the SNR performance of the MAX19586. Any differential mode coupling of the analog input signal into the clock inputs results in harmonic distortion. Consequently, it is important that the clock lines be well isolated from the analog signal input and from the digital outputs. See the *Signal Routing* section for more discussion on the subject of noise coupling.

Differential, AC-Coupled Analog Inputs

The analog inputs INP and INN are driven with a differential AC-coupled signal. It is important that these inputs be accurately balanced. Any common-mode signal applied to these inputs degrades even-order distortion terms. Therefore, any attempt at driving these inputs in a single-ended fashion will result in significant even-order distortion terms.

Figure 7 presents one method for converting a single-ended signal to a balanced differential signal using a transformer. The primary-to-secondary turns ratio in this example is 1:1.414. The impedance ratio is the square of the turns ratio, so in this example the impedance ratio is 1:2. To achieve a 50Ω input impedance at the primary side of the transformer, the secondary side is terminated with a 100Ω differential load. This load, in shunt with the differential input resistance of the MAX19586, results in a 100Ω differential load on the secondary side. It is rea-



sonable to use a larger transformer turns ratio to achieve a larger signal step-up, and this may be desirable to relax the drive requirements for the circuitry driving the MAX19586. However, the larger the turns ratio, the larger the effect of the differential input impedance of the MAX19586 on the primary-referred input impedance.

As stated previously, the signal inputs to the MAX19586 must be accurately balanced to achieve the best even-order distortion performance.




Figure 6. Transformer-Coupled Clock Input Configuration




Figure 7. Transformer-Coupled Analog Input Configuration with Primary-Side Balun Transformer



One note of caution in relation to transformers is important. Any DC current passed through the primary or secondary windings of a transformer may magnetically bias the transformer core. When this happens the transformer is no longer accurately balanced and a degradation in the distortion of the MAX19586 may be observed. The core must be demagnetized to return to balanced operation.

Testing the MAX19586

The MAX19586 has a very low thermal noise floor (-82dBFS) and very low jitter (< 100fs). As a consequence, test system limitations can easily obscure the




Figure 8a. Standard High-Speed ADC Test Setup (Simplified Block Diagram)




Figure 8b. 70MHz FFT with Standard High-Speed ADC Test Setup

performance of the ADC. Figure 8a is a block diagram of a conventional high-speed ADC test system. The input signal and the clock source are generated by low-phase-noise synthesizers (e.g., Agilent 8644B). Bandpass filters in both the signal and the clock paths then attenuate noise and harmonic components.

Figure 8b shows the resulting power spectrum, which results from this setup for a 70MHz input tone and an 80Msps clock. Note the substantial lift in the noise floor near the carrier. The bandwidth of this particular noisefloor lift near the carrier corresponds to the bandwidth of the filter in the input signal path.

Figure 8c illustrates the impact on the spectrum if the input frequency is shifted away from the center frequency of the input signal filter. Note that the fundamental tone has moved, but the noise-floor lift remains in the same location. This is evidence of the validity of the claim that the lift in the noise floor is due to the test system and not the ADC. In this figure, the magnitude of the lift in the noise floor increased relative to the previous figure because the signal is located on the skirt of the filter and the signal amplitude had to be increased to obtain a signal near full scale.

To truly reveal the performance of the MAX19586, the test system performance must be improved substantially. Figure 8d depicts such an improved test system. In this system, the synthesizers provide reference inputs to two dedicated low-noise phase-locked loops (PLLs), one centered at approximately 80MHz (for the clock path) and the other centered at 70MHz (for the signal path). The oscillators in these PLLs are very low-noise oscillators, and the




Figure 8c. 68MHz FFT with Standard High-Speed ADC Test Setup






Figure 8d. Improved Test System Employing Narrowband PLLs (Simplified Block Diagram)




Figure 8e. 70MHz FFT with Improved High-Speed ADC Test Setup




Figure 8f. SNR vs. System Jitter Performance Graph

PLLs act as extremely narrow bandwidth filters (on the order of 20Hz) to attenuate the noise of the synthesizers. The system provides a total system jitter on the order of 20fs. Note that while the low-noise oscillators could be used by themselves without being locked to their respective signal sources, this would result in FFTs that are not coherent and which would require windowing.

Figure 8e is an FFT plot of the spectrum obtained when the improved test system is employed. The noise-floor lift in the vicinity of the carrier is now almost completely eliminated. The SNR associated with this FFT is about 79.1dB, whereas the SNR obtained using the standard test system is on the order of 77.6dB.

High-Dynamic-Range, 16-Bit, 80Msps ADC with -82dBFS Noise Floor

Figure 8f demonstrates the impact of test system jitter on measured SNR. The figure plots SNR due to test system jitter only, neglecting all other sources of noise, for two different input frequencies. For example, note that for a 70MHz input frequency a test system jitter number of 100fs results in an SNR (due to the test system alone) of about 87.1dB. In the case of the MAX19586, which has a -82dBFS noise floor, this is not an inconsequential amount of additional noise.

In conclusion, careful attention must be paid to both the input signal source and the clock signal source, if the true performance of the MAX19586 is to be properly characterized. Dedicated PLLs with low-noise VCOs, such as those used in Figure 8d, are capable of providing signals with the required low jitter performance.

Layer Assignments

The MAX19586 EV kit is a 6-layer board, and the assignment of layers is discussed in this context. It is recommended that the ground plane be on a layer between the signal routing layer and the supply routing layer(s). This prevents coupling from the supply lines into the signal lines. The MAX19586 EV kit PC board places the signal lines on the top (component) layer and the ground plane on layer 2. Any region on the top layer not devoted to signal routing is filled with the ground plane with vias to layer 2. Layers 3 and 4 are devoted to supply routing, layer 5 is another ground plane, and layer 6 is used for the placement of additional components and for additional signal routing.

A four-layer implementation is also feasible using layer 1 for signal lines, layer 2 as a ground plane, layer 3 for supply routing, and layer 4 for additional signal routing. However, care must be taken to ensure that the clock and signal lines are isolated from each other and from the supply lines.

Signal Routing

To preserve good even-order distortion, the signal lines (those traces feeding the INP and INN inputs) must be carefully balanced. To accomplish this, the signal traces should be made as symmetric as possible, meaning that each of the two signal traces should be the same length and should see the same parasitic environment. As mentioned previously, the signal lines must be isolated from the supply lines to prevent coupling from the supplies to the inputs. This is accomplished by making the necessary layer assignments as described in the previous section. Additionally, it is crucial that the clock lines be isolated from the signal lines. On the MAX19586 EV kit this is done by routing the clock lines on the bottom layer (layer 6). The clock lines

then connect to the ADC through vias placed in close proximity to the device. The clock lines are isolated from the supply lines as well by virtue of the ground plane on layer 5.

As with all high-speed designs, digital output traces should be kept as short as possible to minimize capacitive loading. The ground plane on layer 2 beneath these traces should not be removed so that the digital ground return currents have an uninterrupted path back to the bypass capacitors.

Grounding

The practice of providing a split ground plane in an attempt to confine digital ground-return currents has often been recommended in ADC application literature. However, for converters such as the MAX19586 it is strongly recommended to employ a single, uninterrupted ground plane. The MAX19586 EV kit achieves excellent dynamic performance with such a ground plane.

The exposed paddle of the MAX19586 should be soldered directly to a ground pad on layer 1 with vias to the ground plane on layer 2. This provides excellent electrical and thermal connections to the PC board.

Supply Bypassing

The MAX19586 EV kit uses $220\mu\text{F}$ capacitors (and smaller values such as $47\mu\text{F}$ and $2\mu\text{F}$) on power-supply lines AV_{DD} and DV_{DD} to provide low-frequency bypassing. The loss (series resistance) associated with these capacitors is beneficial in eliminating high-Q supply resonances. Ferrite beads are also used on each of the power-supply lines to enhance supply bypassing (Figure 9).

Combinations of small value ($0.01\mu F$ and $0.1\mu F$), low-inductance surface-mount capacitors should be placed at each supply pin or each grouping of supply pins to attenuate high-frequency supply noise. Place these capacitors on the top side of the board and as close to the converter as possible with short connections to the ground plane.

Parameter Definitions

Offset Error

Offset error is a figure of merit that indicates how well the actual transfer function matches the ideal transfer function at a single point. Ideally, the midscale MAX19586 transition occurs at 0.5 LSB above midscale. The offset error is the amount of deviation between the measured midscale transition point and the ideal midscale transition point.






Figure 9. Grounding, Bypassing, and Decoupling Recommendations for the MAX19586

Gain Error

Gain error is a figure of merit that indicates how well the slope of the actual transfer function matches the slope of the ideal transfer function. The slope of the actual transfer function is measured between two data points: positive full scale and negative full scale. Ideally, the positive full-scale MAX19586 transition occurs at 1.5 LSBs below positive full scale, and the negative full-scale transition occurs at 0.5 LSB above negative full scale. The gain error is the difference of the measured transition points minus the difference of the ideal transition points.

Small-Signal Noise Floor (SSNF)

Small-signal noise floor is the integrated noise and distortion power in the Nyquist band for small-signal inputs. The DC offset is excluded from this noise calculation. For this converter, a small signal is defined as a single tone with an amplitude of less than -35dBFS. This parameter captures the thermal and quantization noise characteristics of the data converter and can be used to help calculate the overall noise figure of a digital receiver signal path.

Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

$$SNR[max] = 6.02 \times N + 1.76$$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first four harmonics (HD2 through HD5), and the DC offset.

SNR = 20 x log (SIGNAL_{RMS} / NOISE_{RMS})

Signal-to-Noise Plus Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to the RMS noise plus distortion. RMS noise plus distortion includes all spectral components to the Nyquist frequency excluding the fundamental and the DC offset.

18 _______/VI/XI/M

High-Dynamic-Range, 16-Bit, 80Msps ADC with -82dBFS Noise Floor

Spurious-Free Dynamic Range (SFDR1 and SFDR2)

SFDR is the ratio expressed in decibels of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest spurious component, excluding DC offset. SFDR1 reflects the MAX19586 spurious performance based on worst 2ndor 3rd-order harmonic distortion. SFDR2 is defined by the worst spurious component excluding 2nd- and 3rd-order harmonic spurs and DC offset.

Two-Tone Spurious-Free Dynamic Range (TTSFDR)

Two-tone SFDR is the ratio of the full scale of the converter to the RMS value of the peak spurious component. The peak spurious component can be related to the intermodulation distortion components, but does not have to be. Two-tone SFDR for the MAX19586 is expressed in dBFS.

Two-Tone Intermodulation Distortion (TTIMD)

IMD is the total power of the IM2 to IM5 intermodulation products to the Nyquist frequency relative to the total input power of the two input tones f_{IN1} and f_{IN2} . The individual input tone levels are at -8dBFS. The intermodulation products are as follows:

Second-Order Intermodulation Products (IM2): f_{IN1} + f_{IN2}, f_{IN2} - f_{IN1}

Third-Order Intermodulation Products (IM3):

2 x f_{IN1} - f_{IN2}, 2 x f_{IN2} - f_{IN1}, 2 x f_{IN1} + f_{IN2}, 2 x f_{IN2} + f_{IN1} Fourth-Order Intermodulation Products (IM4):

 $3 \times f_{\text{IN1}}$ - f_{IN2} , $3 \times f_{\text{IN2}}$ - f_{IN1} , $3 \times f_{\text{IN1}}$ + f_{IN2} , $3 \times f_{\text{IN2}}$ + f_{IN1} , $2 \times f_{\text{IN1}}$ - $2 \times f_{\text{IN2}}$

Fifth-Order Intermodulation Products (IM5):

 $3 \times f_{IN1} - 2 \times f_{IN2}$, $3 \times f_{IN2} - 2 \times f_{IN1}$, $3 \times f_{IN1} + 2 \times f_{IN2}$, $3 \times f_{IN2} + 2 \times f_{IN1}$, $4 \times f_{IN1} - f_{IN2}$

Note that the two-tone intermodulation distortion is measured with respect to a single-carrier amplitude and not the peak-to-average input power of both input tones.

Aperture Jitter

Aperture jitter (t_{AJ}) represents the sample-to-sample variation in the aperture delay specification.


Aperture Delay

Aperture delay (t_{AD}) is the time defined between the rising edge of the sampling clock and the instant when an actual sample is taken (Figure 5).



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

20 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600