

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Fairchild Semiconductor](#)
[MM74HC574N](#)

For any questions, you can email us directly:

sales@integrated-circuit.com



September 1983
Revised May 2005

MM74HC574

3-STATE Octal D-Type Edge-Triggered Flip-Flop

General Description

The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the 3-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system.

These devices are positive edge triggered flip-flops. Data at the D inputs, meeting the set-up and hold time requirements, are transferred to the Q outputs on positive going transitions of the CLOCK (CK) input. When a high logic level is applied to the OUTPUT CONTROL (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The 74HC logic family is speed, function, and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features


- Typical propagation delay: 18 ns
- Wide operating voltage range: 2V–6V
- Low input current: 1 μ A maximum
- Low quiescent current: 80 μ A maximum
- Compatible with bus-oriented systems
- Output drive capability: 15 LS-TTL loads

Ordering Code:

Order Number	Package Number	Package Description
MM74HC574WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC574MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC574N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Truth Table

Output Control	Clock	Data	Output
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

H = HIGH Level
L = LOW Level
X = Don't Care
↑ = Transition from LOW-to-HIGH
Z = High Impedance State
 Q_0 = The level of the output before steady state input conditions were established

MM74HC574

Absolute Maximum Ratings (Note 1)

(Note 2)

Supply Voltage (V_{CC})	-0.5 to +7.0V
DC Input Voltage (V_{IN})	-1.5 to $V_{CC} + 1.5V$
DC Output Voltage (V_{OUT})	-0.5 to $V_{CC} + 0.5V$
Clamp Diode Current (I_{IK}, I_{OK})	± 20 mA
DC Output Current, per pin (I_{OUT})	± 35 mA
DC V_{CC} or GND Current, per pin (I_{CC})	± 70 mA
Storage Temperature Range (T_{STG})	-65°C to +150°C
Power Dissipation (P_D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T_L)	
(Soldering 10 seconds)	260°C

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC})	2	6	V
DC Input or Output Voltage	0	V_{CC}	V
(V_{IN}, V_{OUT})			
Operating Temperature Range (T_A)	-40	+85	°C
Input Rise or Fall Times			
(t_r, t_f) $V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

Note 1: Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: — 12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	V _{CC}	T _A = 25°C		T _A = −40 to 85°C	T _A = −55 to 125°C	Units
				Typ	Guaranteed Limits			
V _{IH}	Minimum HIGH Level Input Voltage		2.0V		1.5	1.5	1.5	V
			4.5V		3.15	3.15	3.15	
			6.0V		4.2	4.2	4.2	
V _{IL}	Maximum LOW Level Input Voltage		2.0V		0.5	0.5	0.5	V
			4.5V		1.35	1.35	1.35	
			6.0V		1.8	1.8	1.8	
V _{OH}	Minimum HIGH Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20 μA	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	
			6.0V	6.0	5.9	5.9	5.9	
		V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 6.0 mA I _{OUT} ≤ 7.8 mA	4.5V	4.2	3.98	3.84	3.7	V
			6.0V	5.7	5.48	5.34	5.2	
V _{OL}	Maximum LOW Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20 μA	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	
			6.0V	0	0.1	0.1	0.1	
		V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 6.0 mA I _{OUT} ≤ 7.8 mA	4.5V	0.2	0.26	0.33	0.4	V
			6.0V	0.2	0.26	0.33	0.4	
I _{IN}	Maximum Input Current	V _{IN} = V _{CC} or GND	6.0V		±0.1	±1.0	±1.0	μA
I _{OZ}	Maximum 3-STATE Output Leakage Current	V _{OUT} = V _{CC} or GND OC = V _{IH}	6.0V		±0.5	±5.0	±10	μA
I _{CC}	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND I _{OUT} = 0 μA	6.0V		8.0	80	160	μA
ΔI _{CC}	Quiescent Supply Current per Input Pin	V _{CC} = 5.5V V _{IN} = 2.4V or 0.4V (Note 4)	OE	1.0	1.5	1.8	2.0	mA
			CLK	0.6	0.8	1.0	1.1	
			DATA	0.4	0.5	0.6	0.7	

Note 4: For a power supply of $5V \pm 10\%$ the worst-case output voltages (V_{OH} and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst-case V_{IH} and V_{IL} occur at $V_{CC} = 5.5V$ and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst-case leakage current (I_{IN} , I_{CC} , and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

AC Electrical Characteristics					
V _{CC} = 5V, T _A = 25°C, t _r = t _f = 6 ns					
Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
f _{MAX}	Maximum Operating Frequency		60	33	MHz
t _{PHL} , t _{PLH}	Maximum Propagation Delay, Clock to Q	C _L = 45 pF	17	27	ns
t _{PZH} , t _{PZL}	Maximum Output Enable Time	R _L = 1 kΩ C _L = 45 pF	19	28	ns
t _{PHZ} , t _{PLZ}	Maximum Output Disable Time	R _L = 1 kΩ C _L = 5 pF	14	25	ns
t _S	Minimum Setup Time, Data to Clock		10	12	ns
t _H	Minimum Hold Time, Clock to Data		-3	5	ns
t _W	Minimum Pulse Clock Width		8	15	ns

AC Electrical Characteristics								
V _{CC} = 2.0 – 6.0V, C _L = 50 pF, t _r = t _f = 6 ns (unless otherwise specified)								
Symbol	Parameter	Conditions	V _{CC}	T _A = 25°C		T _A = -40 to 85°C	T _A = -55 to 125°C	Units
				Typ	Guaranteed Limits			
f _{MAX}	Maximum Operating Frequency	C _L = 50 pF	2.0V 4.5V 6.0V		33 30 35	28 24 28	23 20 23	MHz
t _{PHL} , t _{PLH}	Maximum Propagation Delay, Clock to Q	C _L = 50 pF	2.0V	18	30	38	45	ns
		C _L = 150 pF	2.0V	51	155	194	233	
		C _L = 50 pF	4.5V	13	23	29	35	ns
		C _L = 150 pF	4.5V	19	31	47	47	
		C _L = 50 pF	6.0V	12	20	25	30	ns
t _{PZH} , t _{PZL}	Maximum Output Enable Time	C _L = 150 pF	6.0V	18	27	34	41	
		R _L = 1 kΩ						
		C _L = 50 pF	2.0V	22	30	38	45	ns
		C _L = 150 pF	2.0V	59	180	225	270	
		C _L = 50 pF	4.5V	14	28	35	42	ns
t _{PHZ} , t _{PLZ}	Maximum Output Disable Time	C _L = 150 pF	4.5V	20	36	45	54	
		C _L = 50 pF	6.0V	12	24	30	36	ns
		C _L = 150 pF	6.0V	18	31	39	47	
		R _L = 1 kΩ	2.0V	15	30	38	45	ns
		C _L = 50 pF	4.5V	12	25	31	38	
t _S	Minimum Setup Time Data to Clock		6.0V	10	21	27	32	
			2.0V	6	12	15	18	ns
			4.5V		20	25	30	
t _H	Minimum Hold Time Clock to Data		6.0V		17	21	25	ns
			2.0V	-1	5	6	8	ns
			4.5V		0	0	0	
t _{THL} , t _{TLH}	Maximum Output Rise and Fall Time		6.0V		0	0	0	
		C _L = 50 pF	2.0V	6	12	15	18	ns
			4.5V	7	12	15	18	
t _W	Minimum Clock Pulse Width		6.0V	6	10	13	15	
			2.0V	30	15	20	24	ns
			4.5V	9	16	20	24	
t _r , t _f	Maximum Clock Input Rise and Fall Time		6.0V	8	14	18	20	
			2.0V		1000	1000	1000	ns
			4.5V		500	500	500	
C _{PD}	Power Dissipation Capacitance (Note 5) (per latch)	OC = V _{CC} OC = GND		5 58				pF
C _{IN}	Maximum Input Capacitance			5	10	10	10	pF

MM74HC574


AC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	T _A = 25°C		T _A = -40 to 85°C	T _A = -55 to 125°C	Units
				Typ	Guaranteed Limits			
C _{OUT}	Maximum Output Capacitance			15	20	20	20	pF

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$.

MM74HC574


Physical Dimensions inches (millimeters) unless otherwise noted




**20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Package Number M20B**

MM74HC574

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LAND PATTERN RECOMMENDATION




DIMENSIONS ARE IN MILLIMETERS

NOTES:

- CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
- DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M20DRRevB1





DETAIL A

**20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D**

MM74HC574


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



DIMENSIONS ARE IN MILLIMETERS

NOTES:

- CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.



MTC20REVD1

**20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC20**

