

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>DS90C365AMT/NOPB</u>

For any questions, you can email us directly: sales@integrated-circuit.com

Datasheet of DS90C365AMT/NOPB - IC XMITTER PROGR LVDS 48-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



DS90C365A

www.ti.com

SNLS181I - APRIL 2004 - REVISED APRIL 2013

+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display Link-87.5 MHz

Check for Samples: DS90C365A

FEATURES

- Pin-to-pin compatible to DS90C363, DS90C363A and DS90C365
- No special start-up sequence required between clock/data and /PD pins. Input signals (clock and data) can be applied either before or after the device is powered.
- Support Spread Spectrum Clocking up to 100kHz frequency modulation & deviations of ±2.5% center spread or -5% down spread.
- "Input Clock Detection" feature will pull all LVDS pairs to logic low when input clock is missing and when /PD pin is logic high.
- 18 to 87.5 MHz shift clock support
- Tx power consumption < 146 mW (typ) at 87.5 MHz Grayscale
- Tx Power-down mode < 37 uW (typ)
- Supports VGA, SVGA, XGA, SXGA (dual pixel), SXGA+ (dual pixel), UXGA (dual pixel).
- Narrow bus reduces cable size and cost
- Up to 1.785 Gbps throughput
- Up to 223.125 Megabytes/sec bandwidth
- 345 mV (typ) swing LVDS devices for low EMI
- · PLL requires no external components
- Compliant to TIA/EIA-644 LVDS standard
- Low profile 48-lead TSSOP package


DESCRIPTION

The DS90C365A is a pin to pin compatible replacement for DS90C363, DS90C363A and DS90C365. The DS90C365A has additional features and improvements making it an ideal replacement for DS90C363, DS90C363A and DS90C365. family of LVDS Transmitters.

The DS90C365A transmitter converts 21 bits of LVCMOS/LVTTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over the fourth LVDS link. Every cycle of the transmit clock 21 bits RGB of input data are sampled and transmitted. At a transmit clock frequency of 87.5 MHz, 21 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 612.5 Mbps per LVDS data channel. Using a 87.5 MHz clock, the data throughput is 229.687 Mbytes/sec. This transmitter can be programmed for Rising edge strobe or Falling edge strobe through a dedicated pin. A Rising edge or Falling edge strobe transmitter will interoperate with a Falling edge strobe FPDLink Receiver without any translation logic.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high-speed TTL interfaces with added Spead Spectrum Clocking support..

Block Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TRI-STATE is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.



Datasheet of DS90C365AMT/NOPB - IC XMITTER PROGR LVDS 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

DS90C365A



SNLS181I - APRIL 2004 - REVISED APRIL 2013

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings(1)

Supply Voltage (V _{CC})		-0.3V to +4V		
CMOS/TTL Input Voltage		-0.5V to (V _{CC} + 0.3)V		
LVDS Driver Output Voltage		-0.3V to (V _{CC} + 0.3)V		
LVDS Output Short Circuit Duration		Continuous		
Junction Temperature		+150°C		
Storage Temperature		-65°C to +150°C		
Lead Temperature (Soldering, 4 seconds)		+260°C		
Maximum Package Power Dissipation Capacity at 25°C, TSSOP	Package	1.98W		
Package Derating		16 mW/°C above +25°C		
ECD Dating	HBM, 1.5kΩ, 100pF	7kV		
ESD Rating	EIAJ, 0Ω, 200 pF	500V		
Latch Up Tolerance at 25°C		±100mA		

^{(1) &}quot;Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be verified. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Recommended Operating Conditions

	Min	Nom	Max	Unit
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Operating Free Air Temperature (T _A)	-10	+25	+70	°C
Supply Noise Voltage (V _{CC})			200	mV_{PP}
TxCLKIN frequency	18		85	MHz

Electrical Characteristics(1)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ ⁽²⁾	Max	Unit
LVCMOS/I	VTTL DC SPECIFICATIONS					
V _{IH}	High Level Input Voltage		2.0		V _{CC}	V
V _{IL}	Low Level Input Voltage		0		0.8	V
V _{CL}	Input Clamp Voltage	I _{CL} = −18 mA		-0.79	-1.5	V
I _{IN}	Input Current	$V_{IN} = 0.4V$, 2.5V or V_{CC}		+1.8	+10	μΑ
		V _{IN} = GND	-10	0		μΑ
LVDS DC	SPECIFICATIONS					
V _{OD}	Differential Output Voltage	$R_L = 100\Omega$	250	345	450	mV
ΔV_{OD}	Change in V _{OD} between complimentary output states				35	mV
Vos	Offset Voltage (3)		1.13	1.25	1.38	V
ΔV _{OS}	Change in V _{OS} between complimentary output states				35	mV
I _{OS}	Output Short Circuit Current	$V_{OUT} = 0V, R_L = 100\Omega$		-3.5	- 5	mA
l _{OZ}	Output TRI-STATE® Current	Power Down = 0V, V _{OUT} = 0V or V _{CC}		±1	±10	μA

⁽¹⁾ Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV_{OD}). Typical values are given for V_{CC} = 3.3V and T_A = +25°C unless specified otherwise.

Product Folder Links: DS90C365A

Submit Documentation Feedback

Copyright © 2004–2013, Texas Instruments Incorporated

V_{OS} previously referred as V_{CM}.



Datasheet of DS90C365AMT/NOPB - IC XMITTER PROGR LVDS 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



DS90C365A

www.ti.com

SNLS181I - APRIL 2004 - REVISED APRIL 2013

Electrical Characteristics⁽¹⁾ (continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Condition	s	Min	Typ ⁽²⁾	Max	Unit
TRANSMIT	TER SUPPLY CURRENT						
ICCTW	Transmitter Supply Current,	$R_L = 100\Omega$,	f = 25MHz		29	40	mA
	Worst Case	C _L = 5 pF, Worst Case Pattern	f = 40 MHz		34	45	mA
		(Figure 1, Figure 3)	f = 65 MHz		42	55	mA
		"Typ" values are given for $V_{CC} = 3.6V$ and T_A = +25°C, " Max " values are given for $V_{CC} =$ 3.6V and $T_A = -10$ °C	f = 87.5 MHz		48	60	mA
ICCTG	Transmitter Supply Current, 16 Grayscale	$R_L = 100\Omega$,	f = 25 MHz		28	40	mA
		C _L = 5 pF, 16 Grayscale Pattern	f = 40 MHz		32	45	mA
		(Figure 2, Figure 3)	f = 65 MHz		39	50	mA
		"Typ" values are given for V_{CC} = 3.6V and T_A = +25°C, " Max " values are given for V_{CC} = 3.6V and T_A = -10°C	f = 87.5 MHz		44	56	mA
ICCTZ	Transmitter Supply Current, Power Down	Power Down = Low, Driver Outputs in TRI-ST Power Down Mode	ATE [®] under		11	150	μA

Recommended Transmitter Input Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Unit
TCIT	TxCLK IN Transition Time (Figure 5)	1.0		6.0	ns
TCIP	TxCLK IN Period (Figure 6)	11.76	Т	50	ns
TCIH	TxCLK IN High Time (Figure 6)	0.35T	0.5T	0.65T	ns
TCIL	TxCLK IN Low Time (Figure 6)	0.35T	0.5T	0.65T	ns
TXIT	TxIN , and /PD pin Transition Time	1.5		6.0	ns
TXPD	Minimum pulse width for PWR DOWN pin signal	1			us

Transmitter Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Unit	
LLHT	LVDS Low-to-High Transition Time (Figure 4)			0.75	1.4	ns
LHLT	LVDS High-to-Low Transition Time (Figure 4)			0.75	1.4	ns
TPPos0	Transmitter Output Pulse Position (Figure 12) ⁽¹⁾	f = 25MHz	-0.45	0	+0.45	ns
TPPos1	Transmitter Output Pulse Position		5.26	5.71	6.16	ns
TPPos2	Transmitter Output Pulse Position		10.98	11.43	11.88	ns
TPPos3	Transmitter Output Pulse Position		16.69	17.14	17.59	ns
TPPos4	Transmitter Output Pulse Position		22.41	22.86	23.31	ns
TPPos5	Transmitter Output Pulse Position		28.12	28.57	29.02	ns
TPPos6	Transmitter Output Pulse Position		33.84	34.29	34.74	ns

⁽¹⁾ The Minimum and Maximum Limits are based on statistical analysis of the device performance over process, voltage, and temperature ranges. This parameter is functionality tested only on Automatic Test Equipment (ATE).



Datasheet of DS90C365AMT/NOPB - IC XMITTER PROGR LVDS 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

DS90C365A



SNLS181I - APRIL 2004 - REVISED APRIL 2013

www.ti.com

Transmitter Switching Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter		Min	Тур	Max	Unit
TPPos0	Transmitter Output Pulse Position (Figure 12)(1)	f = 40 MHz	-0.25	0	+0.25	ns
TPPos1	Transmitter Output Pulse Position		3.32	3.57	3.82	ns
TPPos2	Transmitter Output Pulse Position		6.89	7.14	7.39	ns
TPPos3	Transmitter Output Pulse Position		10.46	10.71	10.96	ns
TPPos4	Transmitter Output Pulse Position		14.04	14.29	14.54	ns
TPPos5	Transmitter Output Pulse Position		17.61	17.86	18.11	ns
TPPos6	Transmitter Output Pulse Position		21.18	21.43	21.68	ns
TPPos0	Transmitter Output Pulse Position (Figure 12)(1)	f = 65 MHz	-0.20	0	+0.20	ns
TPPos1	Transmitter Output Pulse Position		2.00	2.20	2.40	ns
TPPos2	Transmitter Output Pulse Position for Bit 2		4.20	4.40	4.60	ns
TPPos3	Transmitter Output Pulse Position for Bit 3		6.39	6.59	6.79	ns
TPPos4	Transmitter Output Pulse Position		8.59	8.79	8.99	ns
TPPos5	Transmitter Output Pulse Position		10.79	10.99	11.19	ns
TPPos6	Transmitter Output Pulse Position		12.99	13.19	13.39	ns
TPPos0	Transmitter Output Pulse Position (Figure 12)(1)	f = 87.5 MHz	-0.20	0	+0.20	ns
TPPos1	Transmitter Output Pulse Position		1.48	1.68	1.88	ns
TPPos2	Transmitter Output Pulse Position		3.16	3.36	3.56	ns
TPPos3	Transmitter Output Pulse Position		4.84	5.04	5.24	ns
TPPos4	Transmitter Output Pulse Position		6.52	6.72	6.92	ns
TPPos5	Transmitter Output Pulse Position		8.20	8.40	8.60	ns
TPPos6	Transmitter Output Pulse Position		9.88	10.08	10.28	ns
TSTC	Required TxIN Setup to TxCLK IN (Figure 6) at 85MHz		2.5			ns
THTC	Required TxIN Hold to TxCLK IN (Figure 6) at 87.5 MHz		0.5			ns
TCCD	TxCLK IN to TxCLK OUT Delay. Measure from TxCLK IN edge to immediatley crossing poing of differential TxCLK OUT by following the postive TxCLK OUT. 50% duty cycle input clock is assumed. (Figure 7)	$\begin{split} T_A &= -10^{\circ}\text{C, and} \\ 85\text{MHz for "Min" } T_A \\ &= 70^{\circ}\text{C, and} \\ 25\text{MHz for "Max",} \\ V_{CC} &= 3.6\text{V, R_FB} \\ \text{pin} &= \text{VCC} \end{split}$	3.086		7.211	ns
	Measure from TxCLK IN edge to immediately crossing poing of differential TxCLK OUT by following the postive TxCLK OUT. 50% duty cycle input clock is assumed. (Figure 8)	$\begin{split} T_A &= -10^{\circ}\text{C, and} \\ 85\text{MHz for "Min"} \ T_A \\ &= 70^{\circ}\text{C, and} \\ 25\text{MHz for "Max",} \\ V_{CC} &= 3.6\text{V, R_FB} \\ \text{pin} &= \text{GND} \end{split}$	2.868		6.062	ns
SSCG	Spread Spectrum Clock support; Modulation frequency with a linear profile. (2)	f = 25 MHz		100kHz ± 2.5%/-5%		
		f = 40 MHz		100kHz ± 2.5%/-5%		_
		f = 65 MHz		100kHz ± 2.5%/-5%		
		f = 87.5 MHz		100kHz ± 2.5%/-5%		
TPLLS	Transmitter Phase Lock Loop Set (Figure 9)				10	ms
TPDD	Transmitter Power Down Delay (Figure 11)				100	ns

⁽²⁾ Care must be taken to ensure TSTC and THTC are met so input data are sampling correctly. This SSCG parameter only shows the performance of tracking Spread Spectrum Clock applied to TxCLK IN pin, and reflects the result on TxCLKOUT+ and TxCLKOUT- pins.

Product Folder Links: DS90C365A

Submit Documentation Feedback

Copyright © 2004–2013, Texas Instruments Incorporated



DS90C365A


www.ti.com

SNLS181I-APRIL 2004-REVISED APRIL 2013

AC Timing Diagrams TxCLK IN/RxCLK OUT ODD TxIN/RxOUT EVEN TxIN/RxOUT

- A. The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and LVCMOS/LVTTL I/O.
- B. Figure 1 and Figure 2 show a falling edge data strobe (TxCLK IN/RxCLK OUT).

Figure 1. "Worst Case" Test Pattern



- A. The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.
- B. Figure 1 and Figure 2 show a falling edge data strobe (TxCLK IN/RxCLK OUT).
- C. Recommended pin to signal mapping. Customer may choose to define differently.

Figure 2. "16 Grayscale" Test Pattern - DS90C365A




Figure 3. DS90C365A (Transmitter) LVDS Output Load. 5pF is showed as board loading




Figure 4. DS90C365A (Transmitter) LVDS Transition Times

TEXAS INSTRUMENTS

SNLS181I-APRIL 2004-REVISED APRIL 2013

www.ti.com

AC Timing Diagrams (continued)




Figure 5. DS90C365A (Transmitter) Input Clock Transition Time




Figure 6. DS90C365A (Transmitter) Setup/Hold and High/Low Times with R_FB pin = GND (Falling Edge Strobe)




Figure 7. DS90C365A (Transmitter) Clock In to Clock Out Delay with R_FB pin = VCC




Figure 8. DS90C365A (Transmitter) Clock In to Clock Out Delay with R_FB pin = GND




Figure 9. DS90C365A (Transmitter) Phase Lock Loop Set Time

Submit Documentation Feedback



DS90C365A

SNLS181I - APRIL 2004 - REVISED APRIL 2013

www.ti.com

AC Timing Diagrams (continued)




Figure 10. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90C365A




Figure 11. Transmitter Power Down Delay




Figure 12. Transmitter LVDS Output Pulse Position Measurement - DS90C365A



Datasheet of DS90C365AMT/NOPB - IC XMITTER PROGR LVDS 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

DS90C365A



SNLS181I - APRIL 2004 - REVISED APRIL 2013

www.ti.com

PIN DESCRIPTIONS

DS90C365A DGG0048A (TSSOP) Package Pin Descriptions — FPD Link Transmitter

Pin Name	I/O	No.	Description
TxIN	I	21	LVTTL level input. This includes: 6 Red, 6 Green, 6 Blue, and 3control lines—FPLINE, FPFRAME and DRDY (also referred to as HSYNC, VSYNC, Data Enable).
TxOUT+	0	3	Positive LVDS differential data output.
TxOUT-	0	3	Negative LVDS differential data output.
TxCLKIN	I	1	LVTTL level clock input. Pin name TxCLK IN.
R_FB	1	1	LVTTL level programmable strobe select (See Table 1).
TxCLK OUT+	0	1	Positive LVDS differential clock output.
TxCLK OUT-	0	1	Negative LVDS differential clock output.
PWR DOWN	I	1	LVTTL level input. When asserted (low input) TRI-STATES the outputs, ensuring low current at power down.
V _{CC}	I	3	Power supply pins for LVTTL inputs.
GND	I	5	Ground pins for LVTTL inputs.
PLL V _{CC}	I	1	Power supply pin for PLL.
PLL GND	1	2	Ground pins for PLL.
LVDS V _{CC}	I	1	Power supply pin for LVDS outputs.
LVDS GND	I	3	Ground pins for LVDS outputs.
NC		1	No connect

APPLICATIONS INFORMATION

The DS90C365A is backward compatible with the DS90C365, DS90C363A, DS90C363 in TSSOP 48-lead package, and it is a pin-for-pin replacements.

This device DS90C365A also features reduced variation of the TCCD parameter which is important for dual pixel applications. See AN-1084(SNLA001)

This device may also be used as a replacement for the DS90CF563 (5V, 65MHz) and DS90CF561 (5V, 40MHz) FPD-Link Transmitters with certain considerations/modifications:

- 1. Change 5V power supply to 3.3V. Provide this 3.3V supply to the V_{CC} , LVDS V_{CC} and PLL V_{CC} of the transmitter.
- The DS90C365A transmitter input and control inputs accept 3.3V LVTTL/LVCMOS levels. They are not 5V tolerant.
- 3. To implement a falling edge device for the DS90C365A, the R_FB pin may be tied to ground OR left unconnected (an internal pull-down resistor biases this pin low). Biasing this pin to Vcc implements a rising edge device.

TRANSMITTER INPUT PINS

The TxIN and control input pins are compatible with LVCMOS and LVTTL levels. These pins are not 5V tolerant.

TRANSMITTER INPUT CLOCK/DATA SEQUENCING

Unlike the DS90C365, DS90C(F)383A/363A, the DS90C365A does not require any special requirement for sequencing of the input clock/data and PD (PowerDown) signal. The DS90C365A offers a more robust input sequencing feature where the input clock/data can be inserted after the release of the PD signal. In the case where the clock/data is stopped and reapplied, such as changing video mode within Graphics Controller, it is not necessary to cycle the PD signal. However, there are in certain cases where the PD may need to be asserted during these mode changes. In cases where the source (Graphics Source) may be supplying an unstable clock or spurious noisy clock output to the LVDS transmitter, the LVDS Transmitter may attempt to lock onto this unstable clock signal but is unable to do so due the instability or quality of the clock source. The PD signal in

Datasheet of DS90C365AMT/NOPB - IC XMITTER PROGR LVDS 48-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



DS90C365A

SNLS181I-APRIL 2004-REVISED APRIL 2013

these cases should then be asserted once a stable clock is applied to the LVDS transmitter. Asserting the PWR DOWN pin will effectively place the device in reset and disable the PLL, enabling the LVDS Transmitter into a power saving standby mode. However, it is still generally a good practice to assert the PWR DOWN pin or reset the LVDS transmitter whenever the clock/data is stopped and reapplied but it is not mandatory for the DS90C365A.

SPREAD SPECTRUM CLOCK SUPPORT

The DS90C365A can support Spread Spectrum Clocking signal type inputs. The DS90C365A outputs will accurately track Spread Spectrum Clock/Data inputs with modulation frequencies of up to 100kHz (max.)with either center spread of ±2.5% or down spread -5% deviations.

POWER SOURCES SEQUENCE

In typical applications, it is recommended to have V_{CC} , LVDS V_{CC} and PLL V_{CC} from the same power source with three separate de-coupling bypass capacitor groups. There is no requirement on which VCC entering the device

Pin Diagram for TSSOP Package




Figure 13. Order Number DS90C365AMT **DGG0048A Package**

Datasheet of DS90C365AMT/NOPB - IC XMITTER PROGR LVDS 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

DS90C365A



SNLS181I - APRIL 2004 - REVISED APRIL 2013

www.ti.com

Typical Application




Table 1. Truth Table – Programmable Transmitter (DS90C365A)

Pin	Condition	Strobe Status
R_FB	$R_FB = V_{CC}$	Rising edge strobe
R_FB	R_FB = GND or NC	Falling edge strobe

Submit Documentation Feedback

Copyright © 2004–2013, Texas Instruments Incorporated



Datasheet of DS90C365AMT/NOPB - IC XMITTER PROGR LVDS 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



DS90C365A

,	v	w	N	v	ŧ	i	^	^	m	
v	v	٧¥	v	٧.		٠.	·	v		

SNLS181I - APRIL 2004 - REVISED APRIL 2013

REVISION HISTORY

Cł	nanges from Revision H (April 2013) to Revision I	age
•	Changed layout of National Data Sheet to TI format	. 10



Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of DS90C365AMT/NOPB - IC XMITTER PROGR LVDS 48-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

1-Nov-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DS90C365AMT	NRND	TSSOP	DGG	48	38	TBD	Call TI	Call TI	-10 to 70	DS90C365AMT	
DS90C365AMT/NOPB	ACTIVE	TSSOP	DGG	48	38	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-10 to 70	DS90C365AMT	Samples
DS90C365AMTX/NOPB	ACTIVE	TSSOP	DGG	48	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-10 to 70	DS90C365AMT	Samples

(1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(6) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

Addendum-Page 1



Datasheet of DS90C365AMT/NOPB - IC XMITTER PROGR LVDS 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 1-Nov-2013

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


Datasheet of DS90C365AMT/NOPB - IC XMITTER PROGR LVDS 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2013


TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 + P1 + B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90C365AMTX/NOPB	TSSOP	DGG	48	1000	330.0	24.4	8.6	13.2	1.6	12.0	24.0	Q1

Datasheet of DS90C365AMT/NOPB - IC XMITTER PROGR LVDS 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90C365AMTX/NOPB	TSSOP	DGG	48	1000	367.0	367.0	45.0



Datasheet of DS90C365AMT/NOPB - IC XMITTER PROGR LVDS 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153





Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of DS90C365AMT/NOPB - IC XMITTER PROGR LVDS 48-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

www.ti.com/audio Audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial

 Clocks and Timers
 www.ti.com/clocks
 Industrial
 www.ti.com/industrial

 Interface
 interface.ti.com
 Medical
 www.ti.com/medical

 Logic
 logic.ti.com
 Security
 www.ti.com/security

Power Mgmt Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated