

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Maxim Integrated](#)
[DS3170DK](#)

For any questions, you can email us directly:

sales@integrated-circuit.com



DS3170DK DS3/E3 Single-Chip Transceiver Design Kit

www.maxim-ic.com

GENERAL DESCRIPTION

The DS3170DK is a fully integrated design kit for the DS3170 DS3/E3 single-chip transceiver (SCT). This design kit contains all the necessary circuitry to evaluate the DS3170 in all modes of operation. The design kit also includes an on-board microprocessor to run real-time code for further part evaluation.

DESIGN KIT CONTENTS

DS3170DK Board

Download:

ChipView Software

DS3170DK.DEF Definition File

DS3170DK Data Sheet


ORDERING INFORMATION

PART	DESCRIPTION
DS3170DK	Design Kit for the DS3170 DS3/E3 Single-Chip Transceiver

Windows is a registered trademark of Microsoft Corp.

FEATURES

- Expedites New Designs by Eliminating First-Pass Prototyping
- Demonstrates Key Functions of the DS3170 DS3/E3 Single-Chip Transceiver (SCT)
- Includes DS3170 Single-Chip Transceiver (SCT), Transformers, 75Ω BNC, and Termination Passives
- Interfaces with Any PC with an RS-232 Serial Interface
- High Level Windows®-Based Software Provides Visual Access to All Registers
- Software Controlled (Register) Mapped Configuration Switches Facilitate Real-Time Clock and Signal Routing
- Precision Test Points for All Clocks and Signals
- On-Board DS3 and E3 Crystal Oscillators for Stable Clock Generation
- Easy-to-Read Silkscreen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs



COMPONENT LIST

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART NUMBER
C1, C4, C5, C10, C14, C15, C18, C19, C21, C24, C25–C32, C36–C38, C39–C44, C47–C49, C50, C52–C56, C59–C61, C66, C68, C70, C73, C74	44	0.1 μ F 20%, 16V X7R ceramic capacitors (0603)	AVX	0603YC104MAT
C2, C3, C16, C17, C20, C22, C23, C33, C34, C51, C57, C69, C75	13	1 μ F 10%, 16V ceramic capacitors (1206)	Panasonic	ECJ-3YB1C105K
C6, C62, C65	3	0.001 μ F 10%, 50V ceramic capacitors (0603)	Panasonic	ECJ-1VB1H102K
C7, C8, C9, C11, C35, C58, C76	7	68 μ F 20%, 16V tantalum capacitors (D case)	Panasonic	ECS-T1CD686R
C12, C13	2	10pF 5%, 50V ceramic capacitors (tall case)	Phycomp	1206CG100J9B200
C45, C46	2	10,000pF 10%, 16V ceramic capacitors (0603)	Panasonic	ECJ-1VB1C103K
C63, C64, C67	3	0.01 μ F 10%, 50V X7R ceramic capacitors (0603)	AVX	06035C103KAT
C71, C72	2	56,000pF 10%, 16V ceramic capacitors (0603)	Panasonic	ECJ-1VB1C563K
D1, D2	2	1A 50V general-purpose silicon diodes	General Semiconductor	1N4001
DS1, DS2, DS6–DS10	7	LED, green, SMD	Panasonic	LN1351C
DS3, DS4, DS5, DS11–DS19	12	LED, red, SMD	Panasonic	LN1251C
J1, PWR_CONNBAN1	2	Banana plug sockets (horizontal, black)	Mouser Electronics	164-6218
J2	1	DB9 right-angle connector (long case)	AMP	747459-1
J3	1	50-pin, dual-row, vertical terminal strip	Samtec	TSW-125-07-T-D
J4	1	100-mils 4-position jumper	Samtec	NA
J5	1	50 Ω BNC connector (5-pin right-angle header)	Trompeter	CBJR220
J6, J7	2	Terminal strip, 10-pin, dual row, vertical	Samtec	NA
J8, J9	2	75 Ω BNC connectors (5-pin right-angle)	Trompeter	UCBJR220
JP1, JP2, JP3, JP5, JP7, JP8	6	2-pin headers, 0.100" centerline (vertical)	Samtec	TSW-102-07-T-S
JP4	1	14-pin connector (dual row, vertical)	Samtec	NA
JP6	1	100-mils 3-position jumper	Samtec	NA
L1	1	1.0 μ H 20% 2-pin surface-mount inductor	Coiltronics	UP1B-1R0
PWR_CONNBAN2	1	Banana plug socket (horizontal, red)	Mouser Electronics	164-6219


DS3170DK DS3/E3 Single-Chip Transceiver Design Kit

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART NUMBER
R1–R4, R12, R42, R43, R54–R56, R59, R63, R68, R69, R70, R73, R74, R83, R93, R107	20	150Ω 1%, 1/16W resistors (0603)	Panasonic	ERJ-3EKF1500V
R5–R8, R10, R15, R51, R57, R62, R71, R81, R85, R92, R94, R95, R100, R101, R103–R106, R109	22	33Ω 5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ330V
R9, R11, R16, R22, R30, R32, R38, R46, R60, R61, R64, R65, R72, R77–R80, R89, R90, R91, R96	22	330Ω 5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ331V
R13	1	1.0MΩ 5%, 1/16W resistor (0603)	Panasonic	ERJ-3GEYJ105V
R14, R17–R21, R23–R29, R31, R33–R37, R39, R40, R41, R44, R45, R47, R48, R49, R52, R53, R58, R67, R75, R76, R82, R86, R87, R98, R99, R102, R108, R110	41	10kΩ 5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ103V
R50	1	1.0kΩ 5%, 1/16W resistor (0603)	Panasonic	ERJ-3GEYJ102V
R66, R88, R97	3	0Ω 1%, 1/16W resistors (0603)	AVX	CJ10-000F
R84	1	51.1Ω 1%, 1/16W resistor (0603)	Panasonic	ERJ-3EKF51R1V
SW1, SW2, SW5	3	4-pin single-pole switch MOM	Panasonic	EVQPAE04M
SW3, SW4	2	8-position switch, 16-pin DIP, low profile	AMP	435668-7
SW6	1	Slide switch (DPDT) 6-pin through-hole	Tyco	SSA22
T1, T2	2	1:2 XFMR T3/E3/STS-1 (industrial)	Pulse	T3012
TP1–TP24	24	Test points, compensated, 3pF, 953Ω, 3 plated holes	NA	KIT1
U1, U5	2	8-pin power-μMAX (1.8V or Adj)	Maxim	MAX1792EUA18
U2	1	M-CORE 32-bit microcontroller	Motorola	MMC2107
U3, U6	2	Spartan-IIIE 200K gate, 1.8V FPGA, 256 PIN BGA	Xilinx	XC2S200E-6FT256C
U4, U11	2	128K x 8 SRAM	Cypress	CY62128V
U7	1	DS3/E3 SCT 100-pin CSBGA (11mm x 11mm)	Dallas Semiconductor	DS3170
U8	1	3.3V RS-232 20-pin SO	Maxim	MAX3233EEWP
U9, U14, U16–U20, U23	8	High-speed buffer	Fairchild	NC7SZ86

DS3170DK DS3/E3 Single-Chip Transceiver Design Kit

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART NUMBER
U10, U12	2	2Mb flash-based configuration memory	Xilinx	XCF02SV020C
U13	1	Quad 2-input NAND gate 14-pin SO	Toshiba	TC74HC00AFN
U15, U21, U24	3	Hex inverter, SO	Toshiba	TC74HC04AFN
U22	1	SOT switch debouncer	Maxim	MAX6816
X1	1	8.0MHz low-profile crystal	Dove Electronic	EC1-8.000M
Y1	1	3.3V 51.840MHz oscillator, crystal clock	SaRonix	NTH089AA3-51.840
Y2	1	3.3V 34.368MHz oscillator, crystal clock	SaRonix	NTH089AA3-34.368
Y3	1	3.3V 44.736MHz oscillator, crystal clock	SaRonix	NTH089AA3-44.736

BOARD FLOORPLAN



BASIC OPERATION

This design kit relies upon several supporting files, which are available for downloading on our website at www.maxim-ic.com/telecom. See the DS3170DK QuickView page for files.

The support files are used with an evaluation program called ChipView with is available for download at www.maxim-ic.com/telecom.

HARDWARE CONFIGURATION

Quick Start (Hardware Settings)

- For single power-supply operation, short jumpers JP1-JP3. This connects VDD of the DS3170 to the board VCC.
- Ensure that *PROGRAM FLASH MICRO* is selected (SW6). DS3 should not be on.
- Connect reference clock. See [Table 1](#).
- DIP switches (SW3) can be in either the ON or OFF position depending on the desired configuration. See [Table 6](#).
- Connect serial cable from DS3170DK (J2) to PC.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC_3.3V.

Reference Clock Configuration

The reference clock for the DS3170 (SCT) can be configured a number of ways depending on the application's need. This is done by shorting the REFCLK signal on J6 to the signal inputs, which are also connected to J6.

Table 1: Reference Clock Configuration

REFERENCE CLOCK	DESCRIPTION
GND	Short pins J6.1 and J6.2 together. Open all other pins on J6.
BNC Input	Short pins J6.3 and J6.4 together. Open all other pins on J6.
STS1 OSC	Short pins J6.5 and J6.6 together. Open all other pins on J6.
E3 OSC	Short pins J6.7 and J6.8 together. Open all other pins on J6.
T3 OSC	Short pins J6.9 and J6.10 together. Open all other pins on J6.


JTAG Configuration

The JTAG chain is controlled by the following connectors: J4, JP4, and JP5. Depending on the function, such as programming the internal microcontroller flash or performing boundary scan operations, the three connectors can be configured to accomplish the desired task. For information on programming the internal flash of the microcontroller, refer to the microcontroller user manual and board schematic.

For most purposes, having the complete JTAG chain is sufficient. [Figure 1](#) shows the complete chain as well as what order the devices will appear during boundary scan. To set up this configuration, perform the following:

- Connect JTDI to JP4.1
- Connect JTDO to JP4.3
- Connect JTMS to JP4.10
- Connect JCLK to JP4.5
- Connect J4.1 to J4.2
- Connect J4.3 to J4.4
- Connect JP5.1 to JP5.2

Figure 1. JTAG Chain



Address/Data BUS Connector

The DS3170DK has a connector (J3) to monitor all local bus activity for the design kit. All the signals can be captured with a high-impedance probe and displayed on an oscilloscope or logic analyzer. **Note:** If FPGA_ENABLE (SW3.3) is logic 0, the on-board microcontroller will no longer drive any data onto the local bus. Therefore, the user can now connect the local bus of the DS3170 into another system without making any modifications to the hardware. See [Table 2](#) for specific pin information for connector J3.

Table 2. Address/Data Connector

PIN NUM	PIN NAME	DESCRIPTION	PIN NUM	PIN NAME	DESCRIPTION
1	A0	Local Address Bit 0	2	D0	Local Data Bit 0
3	A1	Local Address Bit 1	4	D1	Local Data Bit 1
5	A2	Local Address Bit 2	6	D2	Local Data Bit 2
7	A3	Local Address Bit 3	8	D3	Local Data Bit 3
9	A4	Local Address Bit 4	10	D4	Local Data Bit 4
11	A5	Local Address Bit 5	12	D5	Local Data Bit 5
13	A6	Local Address Bit 6	14	D6	Local Data Bit 6
15	A7	Local Address Bit 7	16	D7	Local Data Bit 7
17	A8	Local Address Bit 8	18	D8	Local Data Bit 8
19	A9	Local Address Bit 9	20	D9	Local Data Bit 9
21	CS3170	Chip Select DS3170	22	D10	Local Data Bit 10
23	CSFPGA	Chip Select Port FPGA	24	D11	Local Data Bit 11
25	INT3170	INT PIN DS3170	26	D12	Local Data Bit 12
27	RST3170	RST PIN DS3170	28	D13	Local Data Bit 13
29	RDY	Ready Handshake DS3170	30	D14	Local Data Bit 14
31	TEST0	Generic I/O Bit 0	32	D15	Local Data Bit 15
33	TEST1	Generic I/O Bit 1	34	SPI	DS3170 Serial/Parallel Bus Mode
35	TEST2	Generic I/O Bit 2	36	ALE	Address Latch Enable
37	TEST3	Generic I/O Bit 3	38	RD_DS	Read (Intel)/Data Strobe (MOT)
39	TEST4	Generic I/O Bit 4	40	WR_W/R	Write (Intel)/Write_READ (MOT)
41	TEST5	Generic I/O Bit 5	42	CS_OUT	Programmable CS_OUT Pin
43	TEST6	Generic I/O Bit 6	44	MODE	Mot/Intel Mode
45	TEST7	Generic I/O Bit 7	46	WIDTH	Data Bus Width
47	GND	GND	48	TEST	Test Enable (Active Low)
49	GND	GND	50	HIZ	High Impedance (Active Low)

High Impedance and Compensated Test Points

The test points for all the clock and data lines are unique for this board such that each test point listed in [Table 3](#) have a relative high-impedance pin and a compensated pin. The compensated pin is part of a (20:1) voltage divider that when used with the standard 50Ω load of an oscilloscope provides a very clean signal. If you are making critical timing and or slew rate measurements, the compensated test points are very useful. [Figure 2](#) shows the relationship between the high-impedance and compensated test point pins.

Figure 2. Test Point Logical and Physical View




Table 3. Test Points

REF DES	SIGNAL NAME	REF DES	SIGNAL NAME
TP5	TCLKI	TP7	TNEG
TP6	TCLKO	TP8	RNEG
TP4	RCLKO	TP2	TPOS
TP20	TLCLK	TP3	RPOS
TP19	RLCLK	TP11	TSER
TP10	TOHSOF	TP9	RSER
TP12	ROHSOF	TP13	TOHEN
TP16	TOHCLK	TP14	TOH
TP17	ROHCLK	TP15	ROH
TP19	TSOFO	TP23	REFCLK
TP22	RSOFO	TP21	TSOFI

General Purpose Input/Output for DS3170

The DS3170 SCT has an 8-bit port that can be bit configured as either general-purpose I/O or specific alarms, a TEMI input, or PMU input. Refer to the DS3170 data sheet for specific questions about the operation of the DS3170 GPIO port.

Each GPIO pin has two types of inputs and an LED for easy identification of the pin's state. The first input type for the GPIO port is an 8-bit switch (SW4). Each pin on SW4 corresponds to the bit in the GPIO. When the switch is in the "On" position, the pin for the switch is grounded and provides logic 0 to the port. When the switch is in the "Off" position, the pin for the switch floats to VDD and provides logic 1 to the port.

The second input type for the GPIO port is a straight 10-pin header (J7). This can be simply a monitoring pin for the GPIO port or used as input stimulus. **Note:** If you plan to drive a bit to a value other than GND, the GPIO bit in SW4 must be in the "Off" position. See the DS3170DK schematic for questions on the connection of the GPIO port.

[Table 4](#) provides a description of pin out of SW4 and J7.

Table 4. GPIO Header and Switch Pinout

PIN NUMBER		PIN NAME
SW4.1	J7.1	GPIO Bit 1
SW4.2	J7.2	GPIO Bit 2
SW4.3	J7.3	GPIO Bit 3
SW4.4	J7.4	GPIO Bit 4
SW4.5	J7.5	GPIO Bit 5
SW4.6	J7.6	GPIO Bit 6
SW4.7	J7.7	GPIO Bit 7
SW4.8	J7.8	GPIO Bit 8

TEMI and PMU Inputs

GPIO Bit 6 and GPIO Bit 8 can be configured to be the TEMI and PMU inputs respectively. A pushbutton (SW5) and 3-position jumper (JP6) are available to provide a glitch-free input to either of these inputs. **Note:** When using the pushbutton (SW5) and 3-position jumper (JP6) as an input to the GPIO pins, you must have the appropriate switch in SW4 in the "Off" position.

Table 5. TEMI and PMU Configuration

SIGNAL NAME	SETUP PROCEDURE
TEMI	Set SW4.6 to the "Off" position
	Short (Jumper) JP6.3 and JP2
PMU	Set SW4.8 to the "Off" position
	Short (Jumper) JP6.1 and JP2

User Input Switch (SW3)

SW3 is an 8-pin DIP switch that controls the function of the on-board microcontroller and the two on-board FPGAs, and offers a number of generic inputs for user programs.

Table 6. User Input Switch Pinout

PIN	NAME	FUNCTION
1	FPGA INPUT 1	Generic Input-Only Pin to the General-Purpose FPGA. Value of pin is copied to general-purpose register XXXXXXXX. Can be used for user programs. This pin has no effect if FPGA ENABLE is logic 0.
2	FPGA INPUT 2	Generic Input-Only Pin to the General-Purpose FPGA. Value of pin is copied to general-purpose register XXXXXXXX. Can be used for user programs. This pin has no effect if FPGA ENABLE is logic 0.
3	FPGA ENABLE	Input-Only Pin to the General-Purpose FPGA (U3). When this pin is logic 1 (SW3.3 is OFF), the FPGA is enabled and will transfer data from the DS3170 and FPGA as directed from the on-board microcontroller. When this pin is logic 0 (SW3.3 is ON), the FPGA is disabled. All inputs and outputs to the DS3170 and port FPGA are tri-stated. Note: This pin does not cause a hardware enable for the PORT FGPA.
4	DATA BUS SELECT	Input-Only Pin to the General-Purpose FPGA (U3). When this pin is logic 1 (SW3.4 is OFF), the DS3170 and the port FPGA are set up such that they use the 16-bit bus from the on-board microcontroller. When this pin is logic 0 (SW3.4 is ON), the DS3170 and the port FPGA are set up such that they use the 8-bit bus from the on-board microcontroller. This pin has no effect if FPGA ENABLE is logic 0.
5	BOOT SEL	Input-Only Pin to the On-Board Microcontroller. When this pin is logic 1 (SW3.5 is OFF), the on-board microcontroller loads the firmware from an external source rather than the internal flash bank. When this pin is logic 0 (SW3.5 is ON), the microcontroller loads the firmware from the internal flash bank. If you choose to load code from an external source, refer to the user manual for the on-board microcontroller (U2) to ensure that all the timing and data are correct to run this program. This option should only be used by the advanced user.
6	KIT	Input-Only Pin to the On-Board Microcontroller. Not implemented with the firmware shipped from Dallas Semiconductor. This pin can be used by a user program.
7	USER INPUT 1	Input/Output Pin to the General-Purpose FPGA (U3). This pin has an LED (DS4) to track the value of this signal. This pin has no effect if FPGA ENABLE is logic 0. Note: If you choose to use this as an output, USER INPUT 1 (SW3.7) must be in the off position.
8	USER INPUT 2	Input/Output Pin to the General-Purpose FPGA (U3). This pin has an LED (DS5) to track the value of this signal. This pin has no effect if FPGA ENABLE is logic 0. Note: If you choose to use this as an output, USER INPUT 1 (SW3.8) must be in the off position.

SOFTWARE CONFIGURATION

Quick Start (Software—ChipView)

- Perform steps in the Quick Start (Hardware Settings).
- Load ChipView software.
- Select COM port.
- Select Register View.
- From the Programs menu, launch the host application named ChipView.EXE. If the default installation options were used, click the Start button on the Windows toolbar and select Programs → ChipView → ChipView.
- Load the DS3170DK.DEF file.
- Make sure that all the register settings are correct for the proper function desired for the DS3170DK.
- Refer to the DS3170 data sheet for all questions pertaining to device functionality.

MEMORY MAP

The on-board microcontroller is configured to start the user address space at 0x81000000. All offsets given in [Table 7](#) are relative to the beginning of the user address space. All device registers can be easily modified using ChipView.EXE host-based user-interface software.

Table 7. Relative Address Map

REF DES	DEVICE	OFFSET
U3	General-purpose FPGA	0x0000
U6	FPGA Tx/Rx clock, data switch/mux	0x1000
U7	DS3170 DS3/E3 single-chip transceiver	0x2000

Table 8. General-Purpose Memory Map

OFFSET	REGISTER NAME	TYPE	DESCRIPTION
0x00	BRDID	Read Only	Board ID
0x02	DSIDH	Read Only	Dallas Extended ID Upper Nibble
0x03	DSIDM	Read Only	Dallas Extended ID Middle Nibble
0x04	DSIDL	Read Only	Dallas Extended ID Lower Nibble
0x05	BRDREV	Read Only	Board Rev
0x06	ASMREV	Read Only	Assembly Rev
0x07	FPGAREV	Read Only	FPGA Firmware Rev
0x08	CTRL1	Control	Control Reg #1

ID REGISTERS

BID: BOARD ID (Offset=0X0000)

BID is read only with a value of 0xD.

XBIDH: HIGH NIBBLE EXTENDED BOARD ID (Offset=0X0002)

XBIDH is read only with a value of 0x00.

XBIDM: MIDDLE NIBBLE EXTENDED BOARD ID (Offset=0X0003)

XBIDM is read only with a value of 0x07.

XBIDL: LOW NIBBLE EXTENDED BOARD ID (Offset=0X0004)

XBIDL is read only with a value of 0x00.

BREV: BOARD FAB REVISION (Offset=0X0005)

BREV is read only and displays the current fab revision.

AREV: BOARD ASSEMBLY REVISION (Offset=0X0006)

AREV is read only and displays the current assembly revision.

PREV: PLD REVISION (Offset=0X0007)

PREV is read only and displays the current PLD firmware revision.

CONTROL REGISTERS

Register Name: **CTRL1**

Register Description: **Control Register 1**

Register Offset: **0x0008**

Bit #	7	6	5	4	3	2	1	0
Name	SPI_CPOL	SPI_CPHA	SPI_SWAP	SPI	HIZ	WIDTH	MOT	MUX
Default	0	0	0	0	1	0	0	0

Bit 7: SPI_CPOL: This bit controls the SPI Interface Clock Polarity pin, which is muxed with the D7 pin on the DS3170. Bit 7 is only active when bit 4 (SPI) is a logic 1. Refer to the DS3170 data sheet for pin operation.

Bit 6: SPI_CPHA: This bit controls the SPI Interface Clock Phase pin, which is muxed with the D6 pin on the DS3170. Bit 6 is only active when Bit 4 (SPI) is a logic 1. Refer to the DS3170 data sheet for pin operation.

Bit 5: SPI_SWAP: This bit controls the SPI Interface Bit Order Swap pin, which is muxed with the D5 pin on the DS3170. Bit 5 is only active when Bit 4 (SPI) is a logic 1. Refer to the DS3170 data sheet for pin operation.

Bit 4: SPI: This bit controls the SPI Bus Mode bit.
0 = parallel bus mode
1 = SPI bus mode

Bit 3: HIZ: This bit controls the high-impedance test-enable bit (active low). This signal puts all the digital outputs and bidirectional outputs to a high-impedance state when pulled low and also when the JTRST is pulled low. For normal operation, keep it as a logic 1.

Bit 2: WIDTH: This bit controls the databus width pin for parallel bus mode.
0 = 8-bit parallel mode
1 = 16-bit parallel mode

Bit 1: MOT: This bit controls the MODE pin for the DS3170.
0 = RD/WR strobe mode (Intel)
1 = DS strobe mode (Motorola)

Bit 0: MUX: This bit determines if the ALE pin on the DS3170 is in mux mode or nonmux mode (constantly high).
0 = nonmux mode
1 = mux mode

DS3170DK DS3/E3 Single-Chip Transceiver Design Kit

Register Name: **CTRL2**

Register Description: **Control Register 2–Line IO**

Register Offset: **0x0009**

Bit #	7	6	5	4	3	2	1	0
Name	RNEG3	RNEG2	RNEG1	RNEG0	RPOS3	RPOS2	RPOS1	RPOS0
Default	0	0	0	0	1	0	0	0

Bits 7 to 4: RNEGx: These bits control the source of the RNEG signal.

Bits 3 to 0: RPOSx: These bits control the source of the RPOS signal.

RPOSx	DESCRIPTION
0x00	HI-Z
0x01	TPOS
0x02	T3 OSC
0x03	E3 OSC
0x04	STS1 OSC
0x05	BNC_INPUT
0x06	Logic 0
0x07	Logic 1
0x08–0xFF	HI-Z

RNEGx	DESCRIPTION
0X00	HI-Z
0X01	TNEG
0X02	T3 OSC
0X03	E3 OSC
0X04	STS1 OSC
0X05	BNC_INPUT
0X06	Logic 0
0X07	Logic 1
0X08–0XFF	HI-Z

DS3170DK DS3/E3 Single-Chip Transceiver Design Kit

Register Name: **CTRL3**

Register Description: **Control Register 3–Line RCLK**

Register Offset: **0x000A**

Bit #	7	6	5	4	3	2	1	0
Name	—	—	—	—	RLCLK3	RLCLK2	RLCLK1	RLCLK0
Default	0	0	0	0	0	0	0	0

Bits 7 to 4: These bits are unused.

Bits 3 to 0: RLCLKx: These bits control the source of the RLCLK signal.

RLCLKx	DESCRIPTION
0X00	HI-Z
0X01	TLCLK
0X02	T3 OSC
0X03	E3 OSC
0X04	STS1 OSC
0X05	BNC_INPUT
0X06	Logic 0
0X07	Logic 1
0X08–0XFF	HI-Z

DS3170DK DS3/E3 Single-Chip Transceiver Design Kit

Register Name: **CTRL4**

Register Description: **Control Register 4 Overhead Interface**

Register Offset: **0x000B**

Bit #	7	6	5	4	3	2	1	0
Name	TOHEN3	TOHEN2	TOHEN1	TOHEN0	TOH3	TOH2	TOH1	TOH0
Default	0	0	0	0	0	0	0	0

Bits 7 to 4: TOHENx: These bits control the source of the TOHEN signal.

Bits 3 to 0: TOHx: These bits control the source of the TOH signal.

TOHENx	DESCRIPTION
0X00	HI-Z
0X01	TOHSOF
0X02	ROHSOF
0X03	Not used
0X04	Not used
0X05	Not used
0X06	Logic 0
0X07	Logic 1
0X08-0XFF	HI-Z

TOHx	DESCRIPTION
0X00	HI-Z
0X01	ROH
0X02	Not used
0X03	Not used
0X04	Not used
0X05	Not used
0X06	Logic 0
0X07	Logic 1
0X08-0XFF	HI-Z

DS3170DK DS3/E3 Single-Chip Transceiver Design Kit

Register Name: **CTRL5**

Register Description: **Control Register 5 Serial Data Overhead Interface**

Register Offset: **0x000C**

Bit #	7	6	5	4	3	2	1	0
Name	—	—	—	—	TSER3	TSER2	TSER1	TSER0
Default	0	0	0	0	0	0	0	0

Bits 7 to 4: These bits are unused.

Bits 3 to 0: TSERx: These bits control the source of the TSER signal.

TSERx	DESCRIPTION
0X00	HI-Z
0X01	RSER
0X02	Not Used
0X03	Not Used
0X04	Not Used
0X05	Not Used
0X06	Logic 0
0X07	Logic 1
0X08–0XFF	HI-Z

DS3170DK DS3/E3 Single-Chip Transceiver Design Kit

Register Name: **CTRL6**

Register Description: **Control Register 6 Serial Data Overhead Interface**

Register Offset: **0x000D**

Bit #	7	6	5	4	3	2	1	0
Name	TSOFI3	TSOFI2	TSOFI1	TSOFI0	TCLKI3	TCLKI2	TCLKI1	TCLKI0
Default	0	0	0	0	0	0	0	0

Bits 7 to 4: TSOFIx: These bits control the source of the TSOFI signal.

Bits 3 to 0: TCLKIx: These bits control the source of the TCLKI signal.

TSOFIx	DESCRIPTION
0X00	HI-Z
0X01	TSOFO
0X02	RSOFO
0X03	Not Used
0X04	Not Used
0X05	Not Used
0X06	Logic 0
0X07	Logic 1
0X08-0XFF	HI-Z

TCLKIx	DESCRIPTION
0X00	HI-Z
0X01	TCLKO
0X02	RCLKO
0X03	Not Used
0X04	Not Used
0X05	Not Used
0X06	Logic 0
0X07	Logic 1
0X08-0XFF	HI-Z

DS3170 INFORMATION

For more information about the DS3170, refer to the DS3170 data sheet available on our website at www.maxim-ic.com/DS3170. Software downloads are also available for this design kit.

DS3170DK INFORMATION

For more information about the DS3170DK including software downloads, consult the DS3170DK data sheet available on our website at www.maxim-ic.com/DS3170DK.

TECHNICAL SUPPORT

For additional technical support, e-mail your questions to telecom.support@dalsemi.com.

SCHEMATICS

The DS3170DK schematics are featured in the following 23 pages.


DS3170 DESIGN KIT

CREATED BY
DALLAS SEMICONDUCTOR
JUNE 26, 2004

Page 1. COVER PAGE	Page 11. MICROCONTROLLER BLOCK1
Page 2. DS3170 BGA	Page 12. MICROCONTROLLER BLOCK2
Page 3. LIU INTERFACE	Page 13. SERIAL/JTAG CONN
Page 4. TCLK/RCLK/TELECOM DATA	Page 14. MISC USER INPUTS
Page 5. DS3170 RESET / GPIO	Page 15. GP FPGA CONTROL / FLASH
Page 6. MISC TELECOM SIGNALS	Page 16. GP FPGA BLOCK1
Page 7. REF OSC	Page 17. GP FPGA BLOCK2
Page 8. PORT FPGA CONTROL / FLASH	Page 18. ADDRESS/DATA HEADERS
Page 9. PORT FPGA BLOCK1	Page 19. MICROCONTROLOR SRAM
Page 10. PORT FPGA BLOCK2	Page 20. POWER CONN
	Page 21. NOTES


Fri Mar 18 13:45:59 2005

TITLE:	Page 1. COVER PAGE	DATE:	
ENGINEER:	DALLAS SEMICONDUCTOR	PAGE:	1




DS3170
 100 PIN BGA
 LIU INTERFACE

TRANSMIT




RECEIVE




Fri Mar 18 13:46:04 2005

TITLE:	Page 3. LIU INTERFACE	DATE:
ENGINEER:	DALLAS SEMICONDUCTOR	PAGE: 3

TCLK/RCLK TERMINATION





TELECOM DATA IO
TPOS/TNEG/RPOS/RNEG




Fri Mar 18 13:46:04 2005

TITLE:	DATE:
Page 4, TCLK/RCLK/TELECOM DATA	
ENGINEER: DALLAS SEMICONDUCTOR	PAGE: 4









Fri Mar 18 13:46:06 2005

TITLE: Page 10. PORT FPGA BLOCK2	DATE:
ENGINEER: DALLAS SEMICONDUCTOR	PAGE: 10




Fri Mar 18 13:46:06 2005

TITLE: Page 11. MICROCONTROLLER BLOCK1	DATE:
ENGINEER: DALLAS SEMICONDUCTOR	PAGE: 11




Fri Mar 18 13:46:06 2005

TITLE: Page 12. MICROCONTROLLER BLOCK2		DATE:
ENGINEER: DALLAS SEMICONDUCTOR		PAGE: 12




Fri Mar 18 13:46:06 2005

TITLE: Page 13. SERIAL/JTAG CONN	DATE:
ENGINEER: DALLAS SEMICONDUCTOR	PAGE: 13





Fri Mar 18 13:46:07 2005	
TITLE: Page 15. GP FPGA CONTROL / FLASH	DATE:
ENGINEER: DALLAS SEMICONDUCTOR	PAGE: 15




Fri Mar 18 13:46:08 2005

TITLE: Page 18. ADDRESS/DATA HEADERS	DATE:
ENGINEER: DALLAS SEMICONDUCTOR	PAGE: 18




Fri Mar 18 13:46:08 2005

TITLE:	Page 19. MICROCONTROLOR SRAM	DATE:	
ENGINEER:		PAGE:	19



Fri Mar 18 13:46:08 2005

TITLE:	Page 20. POWER CONN	DATE:	
ENGINEER:	DALLAS SEMICONDUCTOR	PAGE:	20



DESIGN NOTES:

1. 1/20/05 DESIGN / LAYOUT COMPLETED AND ARCHIEVED

Fri Mar 18 13:46:09 2005

TITLE:	Page 21. NOTES	DATE:	
ENGINEER:	DALLAS SEMICONDUCTOR	PAGE:	21

	8	7	6	5	4	3	2	1
	*** Signal Cross-Reference for the entire design ***							
D	A0 1294<> 18C7<> A1 1294<> 18C7<> 19A3<> 19B7<> A2 1294<> 18C7<> 19A3<> 19B7<> A3 1294<> 18C7<> 19A3<> 19B7<> A4 1294<> 18C7<> 19A3<> 19B6<> A5 1294<> 18C7<> 19A3<> 19B6<> A6 1294<> 18B7<> 19A3<> 19B6<> A7 1294<> 18B7<> 19A3<> 19B6<> A8 1294<> 18B7<> 19A3<> 19B6<> A9 1294<> 18B7<> 19B4<> 19B7<> A10 1294<> 18B7<> 19B4<> 19B7<> A11 1294<> 18B7<> 19B4<> 19B7<> A12 1294<> 18B7<> 19B4<> 19B7<> A13 1294<> 18B7<> 19B4<> 19B7<> A14 1294<> 18B7<> 19B4<> 19B7<> A15 1294<> 18B7<> 19B4<> 19B7<> A16 1294<> 18B7<> 19B4<> 19B7<> A17 1294<> 18B7<> 19B4<> 19B7<> A18 1294<> 18B6<> A19 12C4<> 18B6<> A20 12C4<> 18B6<> A21 12C4<> 18B6<> A22 12C4<> 18B6<> ALE 9C2<> 18B2<> 18B6<> 2D6<> 7B7<> 3007_SEL 14C3<> 18B2<> 14B6<> BUF_E3 7C5<> 7C6<> 9A5<> 7C2<> BUF_ST91 7B5<> 7C6<> 10A4<> 7C1<> BUF_T3 7C5<> 7C6<> 10A4<> 7C2<> CCLK_A 15A8<> 15B1<> CCLK_B 9A8<> 8B1<> CFG.DIN.A 15A8<> 15A2<> CFG.DIN.B 9A8<> 9A2<> CLK0 2D4<> 7A8<> CLKOUT 17A7<> 11B4<> CS0 17A2<> 18C4<> CS0_PPM 11B5<> 19C3<> 19C5<> CS2_BOARD 11B5<> 18B2<> CS3 9C2<> 17B2<> 18B5<> CS3_70 18B8<> 2D6<> 18C5<> CS_OUT 17A2<> 18B6<> CYB0 9E2<> 17A4<> 18B8<> CYB1 9E2<> 17A4<> 18B8<> CYB2 9E2<> 17A4<> 18B8<> CYB3 9E2<> 17A4<> 18B8<> CYB4 9E2<> 17A4<> 18B8<> CYB5 9A2<> 17A5<> 18B8<> CYB6 9A2<> 17A5<> 18B8<> CYB7 9A2<> 17A5<> 18B8<> DONE_A 15A2<> 15A8<> 15B1<> DONE_B 9A2<> 9A8<> 8B2<> EB0 11C7<> 18C2<> 19C7<> EB1 11C7<> 18C2<> 19C3<> EB2 11C7<> 18C2<> EB3 11C7<> 18C2<> FLASH_UPP 14A3<> 12D5<> FPQLEN 14D3<> 17C3<> GENFPGA1 14D3<> 17D4<> GENFPGA2 14D3<> 17D4<> GPIO_1 2A4<> 5A5<> 5C2<> 5C8<> GPIO_2 2A4<> 5A5<> 5C2<> 5B8<> GPIO_3 2A4<> 5A5<> 5B2<> 5B8<> GPIO_4 2A4<> 5A5<> 5B2<> 5A8<> GPIO_5 2A4<> 5A5<> 5B2<> 5A8<> GPIO_6 2A4<> 5A2<> 5A5<> 5B2<> 5A8<> GPIO_7 2A4<> 5A5<> 5B2<> 5C8<> GPIO_8 2A4<> 5A2<> 5A5<> 5B2<> 5B6<> HTZ_70 18B3<> 18A6<> 2A3<> 18B2<> ICOC23 11C8<> 18C2<> INTERUPT 11A7<> 16D6<> INT_70 2A5<> 18C2<> 18B8<> 5C8<> INT_BRD 9A7<> 18C2<> 14A6<> JDE_B 11B5<> 13C2<> JST 2D5<> 13B1<>	JTCLK 9A8<> 11A6<> 13C3<> 15A8<> 2D5<> 9C2<> 15B1<> JTDI 11C5<> 13C3<> JTDO 2D5<> 13C4<> JTD_FLASHA_2_XILINX 15A8<> 15C1<> JTD_FLASHB_2_XILINX 9A6<> 8C2<> JTD_FLASHLA 15A8<> 13C4<> JTD_XILINX9A_2_FLASHB 9A8<> 15B1<> JTD_XILINX9B_2_DS3170 8B2<> 2D5<> JTM 9A8<> 9C2<> 13B4<> 15A8<> 15C1<> 2D5<> JTM_MIC 11A6<> 13B4<> 13C2<> JTST_B 11A6<> 13B2<> LAB 9C7<> 17C7<> 18C8<> 2C7<> LAL 9C7<> 17C7<> 18C8<> 2C7<> LA2 9C7<> 17C7<> 18C8<> 2C7<> LA3 9B7<> 17C7<> 18C8<> 2C7<> LA4 9B7<> 17C7<> 18C8<> 2C7<> LA5 9B7<> 17C7<> 18C8<> 2C7<> LA6 9B7<> 17B7<> 18C8<> 2C7<> LAB 9B7<> 17B7<> 18C8<> 2C7<> LAA 9B7<> 17B7<> 18B8<> MISO 11A6<> 17D5<> MOSE 9B2<> 18B2<> 18A6<> 2A6<> 18B3<> MOBI 11A6<> 17D5<> OE 12D5<> 18B2<> 19C3<> 19C5<> ONCE_TDO 11C5<> 13C4<> OSCE3 7C5<> 7C7<> OSCE3T91 7B5<> 7B6<> OSCT3 7C5<> 7C7<> OSC_MCU 11A6<> 11C2<> PD16 12A7<> 16A5<> 19B2<> 14D7<> PD17 12B7<> 16A5<> 19B2<> 14D7<> PD18 12B7<> 16A5<> 19B2<> 14B7<> PD19 12B7<> 16A5<> 19B2<> 14C7<> PD20 12B7<> 16A5<> 19B2<> PD21 12B7<> 16A5<> 19B2<> 14C7<> PD22 12B7<> 16A5<> 19B2<> 14C7<> PD23 12B7<> 16A5<> 19B2<> 14C7<> PD24 12B7<> 16A5<> 19B5<> PD25 12B7<> 16A5<> 19B5<> PD26 12B7<> 16A4<> 19B5<> 14D7<> PD27 12B7<> 16A4<> 19B5<> PD28 12B7<> 16A4<> 19B5<> 14C7<> PD29 12C7<> 16A4<> 19B5<> PD30 12C7<> 16A4<> 19B5<> PD31 12C7<> 16A4<> 19B5<> PROGRAMMA 15A8<> 15B1<> PROGRAMB 9A8<> 8B1<> RCLK0_70 2A2<> 4A7<> RCLK0_FPGA 4A6<> 9D6<> RC0N 12D5<> 14B8<> RD1_70 2A5<> 17B3<> 18B8<> RD_DS 9B2<> 16C2<> 18B6<> 2D6<> REFCLK70 7C4<> 2D4<> REFCLK_OUTPUT 7C3<> 9A4<> RESET 11B5<> 14A5<> RESET_B 9A8<> 9A2<> 9B2<> 14B7<> 15A8<> 16A2<> RESET_MIC 13C3<> 14A7<> RESET_OUT 11B5<> 16A8<> RLCLK70 4C7<> 2C2<> 18C8<> RNEG_70 4A3<> 9D6<> 2C2<> RXP70 2B2<> 6C5<> ROWCLK70 2B3<> 6C5<> ROWCLK_L_3 6C4<> 10D5<> ROWSOFT70 2B2<> 6C5<> ROWSOFT_L_3 6C4<> 3C2<> ROTL_L_3 6C4<> 18B2<> RPOS_70 4B3<> 9B7<> 2C2<> RSEK70 2A2<> 6B5<> RSEL_L_3 2A2<> 19A6<> RSOF070 2A2<> 6B5<> RSOF0_L_3 6B4<> 10B8<> RST_70 5B8<> 16B2<> RST_70_OUT 16B2<> 18B8<> 2A3<>	RUN_KIT_USR 11A7<> 14C3<> RA 12D5<> 18B2<> RFX_70 2C2<> 3A4<> RFX_70 2C2<> 3A4<> SC11_IN 11B8<> 13C8<> SC11_OUT 11B8<> 13C8<> SC12_IN 11B8<> 13C8<> SC12_OUT 11B8<> 13C8<> SOK 11B5<> 17D5<> SPI 17D5<> 18B6<> 2A6<> SS 11B5<> 17D5<> TA 12D5<> 18C2<> TCLKI70 4B7<> 9D4<> 2B2<> TCLKO70 2B2<> 4A7<> TCLKO_FPGA 4A6<> 9C7<> TER 12D6<> 16B2<> TEST 11B8<> TEST_70 18B2<> 18A6<> 2A3<> 18B2<> TIM_LB_LBL 11C7<> 14C3<> TCLKI70 2C2<> 4C7<> TCLK_FPGA 4A6<> 10C8<> TNEG_70 2C2<> 4B4<> TNEG_L_3 4B3<> 9D6<> TOH70 6C7<> 2B2<> TOHCLK70 2B2<> 6B7<> TOHCLK_L_3 6B6<> 10D5<> TOHENT70 6C7<> 2B2<> TOHENT_L_3 10C2<> 5C5<> TOHOF070 6B6<> 9B2<> TOHOF0_L_3 10B2<> 5C5<> TP0S_70 2C2<> 4C4<> TP0S_L_3 4C3<> 9A7<> TSE770 6A7<> 2B2<> TSEL_O_3 10A6<> 6A6<> TSOFI70 6C7<> 2B2<> TSOFI_L_3 10B8<> 6C5<> TSOF070 2A2<> 6B7<> TSOF0_L_3 6A6<> 10D4<> TXN_70 2C3<> 3C4<> TXP_70 2C3<> 3C4<> USER_IN1 11A7<> 14C3<> USER_IN2 11A7<> 14C3<> USER_LED1 11A7<> 14B3<> USER_LED2 11A7<> 14B3<> V1_B_A 15D6<> 15D4<> V1_B_C 8B7<> 8D4<> V5V 14A2<> 20D5<> VDDSYN 12C5<> 2B2<> VDD_IUT 2B2<> 2B2<> 2C8<> 2D5<> VSSSYN 11C2<> WIDTH_70 16B2<> 18A6<> 2A6<> 18B2<> WR4A7R 9C2<> 16B2<> 18B6<> 2D6<> X00 2C7<> 9D5<> 16D4<> 18C5<> XD1 2B7<> 9D5<> 16D4<> 18C5<> XD2 2B7<> 9D5<> 16D4<> 18C5<> XD3 2B7<> 9D5<> 16D4<> 18C5<> XD4 2B7<> 9D5<> 16D4<> 18C5<> XD5 2B7<> 9D5<> 16D5<> 18C5<> XD6 2B7<> 9D5<> 16D5<> 18C5<> XD7 2B7<> 9D5<> 16D5<> 18C5<> XD8 2B7<> 16D5<> 18C5<> XD9 2B7<> 16D5<> 18B6<> XD10 2B7<> 16D5<> 18B6<> XD11 2B7<> 16D5<> 18B6<> XD12 2B7<> 16D5<> 18B6<> XD13 2A7<> 16D5<> 18B6<> XD14 2A7<> 16D5<> 18B6<> XD15 2A7<> 16D5<> 18B6<> XTAL 11A6<> 11C2<>	TITLE: ENGINEER: DATE: PAGE:				

	8	7	6	5	4	3	2	1
	*** Part Cross-Reference for the entire design ***							
D	C1	CRP1	2084	C75	CRP1	2082		
	C2	CRP1	2083	D1	DIODE	20C5		
	C3	CRP1	15C8	D2	DIODE	20B5		
	C4	CRP1	11C3	D51	LED	14C2		
	C5	CRP1	282	D52	LED	15A1		
	C6	CRP1	281	D53	LED	14D3		
	C7	CRP1	2087	D54	LED	14B2		
	C8	CRP1	20C7	D55	LED	14B2		
	C9	CRP1	20C6	D56	LED	691		
	C10	CRP1	2083	D57	LED	10B4		
C	C11	CRP1	2086	D58	LED	18B5		
	C12	CRP1	11C4	D59	LED	18B4		
	C13	CRP1	11C3	D510	LED	18B5		
	C14	CRP1	11A4	D511	LED	5C7		
	C15	CRP1	11A5	D512	LED	5B7		
	C16	CRP1	2C8	D513	LED	5B7		
	C17	CRP1	20C2	D514	LED	5C7		
	C18	CRP1	20A4	D515	LED	5C7		
	C19	CRP1	20A3	D516	LED	5A7		
	C20	CRP1	15D6	D517	LED	5C5		
B	C21	CRP1	20A4	D518	LED	5B5		
	C22	CRP1	20C6	H1	4_40_HDMR_U	20D2		
	C23	CRP1	15D7	H2	4_40_HDMR_U	20C3		
	C24	CRP1	11A5	H4	4_40_HDMR_U	20C2		
	C25	CRP1	2084	J1	CONN_BANANA_LP	20B8		
	C26	CRP1	15A6	J2	CONN_BNC_SP	13B5		
	C27	CRP1	15A6	J3	CONN_SDP2	18D7		
	C28	CRP1	15A6	J4	CONN_4_PIN	13C4		
	C29	CRP1	20A3	J5	CONN_BNC_SP	7B7		
	C30	CRP1	20A3	J6	CONN_L0P	7D6		
A	C31	CRP1	20A4	J7	CONN_L0P	5A5		
	C32	CRP1	15A7	J8	CONN_BNC_SP	3A5		
	C33	CRP1	15D6	J9	CONN_BNC_SP	3C6		
	C34	CRP1	15D6	JP1	JMP	20B5		
	C35	CRP1	20D4	JP2	JMP	20B7		
	C36	CRP1	20C5	JP3	JMP	20B7		
	C37	CRP1	20C5	JP4	CONN_4P	13C3		
	C38	CRP1	7B5	JP5	JMP	15B4		
	C39	CRP1	20B3	JP6	JMPB	5D2		
	C40	CRP1	6C8	JP7	JMP	3A5		
	C41	CRP1	20B4	JP8	JMP	3C6		
	C42	CRP1	6D6	L1	COIL_LP	12C5		
	C43	CRP1	6D6	PWR_CONNBN1	CONN_BANANA_LP	20B8		
	C44	CRP1	6B8	PWR_CONNBN2	CONN_BANANA_LP	20B8		
	C45	CRP1	6B8	R1	RES1	7C2		
	C46	CRP1	6B7	R2	RES1	7C2		
	C47	CRP1	6B7	R3	RES1	4B4		
	C48	CRP1	2D7	R4	RES1	4A4		
	C49	CRP1	6D6	R5	RES1	4C3		
	C50	CRP1	7B3	R6	RES1	6B4		
	C51	CRP1	2B8	R7	RES1	6B6		
	C52	CRP1	7B5	R8	RES1	4A7		
	C53	CRP1	7B5	R9	RES1	3A4		
	C54	CRP1	7B3	R10	RES1	7A7		
	C55	CRP1	7A3	R11	RES1	3C4		
	C56	CRP1	7B4	R12	RES1	7C4		
	C57	CRP1	20C4	R13	RES1	11C2		
	C58	CRP1	20B3	R14	RES1	14C5		
	C59	CRP1	7B3	R15	RES1	11B5		
	C60	CRP1	7A3	R16	RES1	14C2		
	C61	CRP1	7B4	R17	RES1	14D6		
	C62	CRP1	2B8	R18	RES1	16C7		
	C63	CRP1	2C7	R19	RES1	14C5		
	C64	CRP1	2B1	R20	RES1	14B7		
	C65	CRP1	2C8	R21	RES1	14C5		
	C66	CRP1	2B8	R22	RES1	15A1		
	C67	CRP1	2B7	R23	RES1	14D6		
	C68	CRP1	7A3	R24	RES1	14D6		
	C69	CRP1	20C4	R25	RES1	5D7		
	C70	CRP1	7A3	R26	RES1	14B5		
	C71	CRP1	3A5	R27	RES1	14C5		
	C72	CRP1	3A5	R28	RES1	14C5		
	C73	CRP1	7A2	R29	RES1	14A5		
	C74	CRP1	20A3	R30	RES1	14A3		
	C75	CRP1	2B2	R31	RES1	14D3		
				R32	RES1	14B2		
				R33	RES1	14D3		
				R34	RES1	14B6		
				R35	RES1	14D3		
				R36	RES1	14D3		
				R37	RES1	14D4		
				R38	RES1	14B2		
				R39	RES1	14D4		
				R40	RES1	14A5		
				R41	RES1	14D4		
				R42	RES1	4B7		
				R43	RES1	4A7		
				R44	RES1	14B6		
				R45	RES1	14A5		
				R46	RES1	6B2		
				R47	RES1	13C3		
				R48	RES1	2A7		
				R49	RES1	13C3		
				R50	RES1	13B3		
				R51	RES1	6A6		
				R52	RES1	16C1		
				R53	RES1	13B4		
				R54	RES1	7C1		
				R55	RES1	7C2		
				R56	RES1	7C1		
				R57	RES1	6C5		
				R58	RES1	13C1		
				R59	RES1	7C2		
				R60	RES1	18B4		
				R61	RES1	18B4		
				R62	RES1	6A5		
				R63	RES1	4B5		
				R64	RES1	18B4		
				R65	RES1	18B4		
				R66	RES1	13B5		
				R67	RES1	13C1		
				R68	RES1	4C5		
				R69	RES1	7C1		
				R70	RES1	7C1		
				R71	RES1	6C5		
				R72	RES1	5C7		
				R73	RES1	4C7		
				R74	RES1	4C7		
				R75	RES1	5B2		
				R76	RES1	5B2		
				R77	RES1	5C7		
				R78	RES1	5B7		
				R79	RES1	5B7		
				R80	RES1	5B7		
				R81	RES1	7B7		
				R82	RES1	5B2		
				R83	RES1	4B4		
				R84	RES1	7B7		
				R85	RES1	6C5		
				R86	RES1	5B3		
				R87	RES1	5C3		
				R88	RES1	7C4		
				R89	RES1	5B5		
				R90	RES1	5C5		
				R91	RES1	5B7		
				R92	RES1	6B5		
				R93	RES1	4A4		
				R94	RES1	4C3		
				R95	RES1	6C5		
				R96	RES1	5B7		
				R97	RES1	7C5		
				R98	RES1	5C2		
				R99	RES1	5C2		
				R100	RES1	4A7		
				R101	RES1	6A6		
				R102	RES1	5C2		
				R103	RES1	4C7		
				R104	RES1	6C4		
				R105	RES1	7D7		
				R106	RES1	6B4		
				R107	RES1	7C4		
				R108	RES1	5A4		
				R109	RES1	7C7		
				R110	RES1	14D3		
				S11	PUSHBUTTON	14B8		
				S12	PUSHBUTTON	14B8		
				S13	SWITCH_BPOS	14D2		
				S14	SWITCH_BPOS	5C1		
				S15	PUSHBUTTON	5A4		
				S16	SWITCH_DPDT_SLIDE	6P 14A2		
				T1	TRANSFORMER_PLA5E	3A5		
				T2	TRANSFORMER_PLA5E	3C5		
				TP1	TESTPOINT1	20D4		
				TP2	TESTPOINT1	4B7		
				TP3	TESTPOINT1	4B3		
				TP4	TESTPOINT1	4A5		
				TP5	TESTPOINT1	4B7		
				TP6	TESTPOINT1	4A6		
				TP7	TESTPOINT1	4C3		
				TP8	TESTPOINT1	4A3		
				TP9	TESTPOINT1	6B4		
				TP10	TESTPOINT1	6B6		
				TP11	TESTPOINT1	6A7		
				TP12	TESTPOINT1	6C4		
				TP13	TESTPOINT1	6C7		
				TP14	TESTPOINT1	6C7		
				TP15	TESTPOINT1	6D4		
				TP16	TESTPOINT1	6B5		
				TP17	TESTPOINT1	6C4		
				TP18	TESTPOINT1	6A6		