

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
TLC555QDRQ1

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>



Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com













TLC555-Q1

SLFS078B -OCTOBER 2006-REVISED OCTOBER 2015

### TLC555-Q1 LinCMOS™ TIMER

#### 1 Features

- · Qualified for Automotive Applications
- · Very Low Power Consumption
  - 1 mW (Typical) at  $V_{DD} = 5 \text{ V}$
- Capable of Operation in Astable Mode
- CMOS Output Capable of Swinging Rail to Rail
- High-Output-Current Capability
  - Sink 100 mA (Typical)
  - Source 10 mA (Typical)
- Output Fully Compatible With CMOS, TTL, and MOS
- Low Supply Current Reduces Spikes During Output Transitions
- Single-Supply Operation From 2 V to 15 V
- Functionally Interchangeable With the NE555; Has Same Pinout

### 2 Applications

- Precision Timing
- Pulse Generation
- · Sequential Timing
- Time Delay Generation
- Pulse Width Modulation
- Pulse Position ModulationLinear Ramp Generators
- Automotive Lamp/LED Lighting
- Telematics

### 3 Description

The TLC555-Q1 is a monolithic timing circuit fabricated using the TI LinCMOS™ process. The timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz. Because of its high input impedance, this device uses smaller timing capacitors than those used by the NE555. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power-supply voltage.

Like the NE555, the TLC555-Q1 has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT).


When the trigger input (TRIG) falling below the trigger level sets the flip-flop, and the output goes high. Having TRIG above the trigger level and the threshold input (THRES) above the threshold level resets the flip-flop, and the output is low. The reset input (RESET) can override all other inputs, and a possible use is to initiate a new timing cycle. RESET going low resets the flip-flop, and the output is low. Whenever the output is low, a low-impedance path exists between the discharge terminal (DISCH) and GND. Tie all unused inputs to an appropriate logic level to prevent false triggering.

### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLC555-Q1	SOIC (8)	4.90 mm × 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Pulse Width Modulator Waveform: Top Waveform - Modulation Bottom Waveform - Output Voltage



### **Pulse Width Modulator**





Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### TLC555-Q1

SLFS078B-OCTOBER 2006-REVISED OCTOBER 2015

www.ti.com

**Page** 

	Table of 0	Contents
1 2 3 4 5	Features       1         Applications       1         Description       1         Revision History       2         Description (continued)       3	8.1 Overview       8         8.2 Functional Block Diagram       8         8.3 Feature Description       8         8.4 Device Functional Modes       11         9 Application and Implementation       13
6 7	Pin Configuration and Functions       3         Specifications       4         7.1 Absolute Maximum Ratings       4         7.2 ESD Ratings       4         7.3 Recommended Operating Conditions       4         7.4 Thermal Information       4	9.1 Application Information       13         9.2 Typical Applications       13         10 Power Supply Recommendations       18         11 Layout       18         11.1 Layout Guidelines       18         11.2 Layout Example       19
	7.5Electrical Characteristics: $V_{DD} = 5 \ V_{}$ 57.6Electrical Characteristics: $V_{DD} = 15 \ V_{}$ 67.7Operating Characteristics67.8Dissipation Ratings77.9Typical Characteristics7	12 Device and Documentation Support       20         12.1 Community Resource       20         12.2 Trademarks       20         12.3 Electrostatic Discharge Caution       20         12.4 Glossary       20
8	Detailed Description 8	13 Mechanical, Packaging, and Orderable Information

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision A (October 2012) to Revision B Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and

С	nanges from Original (October 2006) to Revision A Page
•	Changed next-to-last paragraph in Description and Ordering Information section
•	In the 5-V and 15-V Electrical Characteristics tables, changed all "MAX" entries in the T <sub>A</sub> column to "Full range"
•	Deleted the last Electrical Characteristics table, which contained only redundant data

Product Folder Links: TLC555-Q1

Submit Documentation Feedback

Copyright © 2006-2015, Texas Instruments Incorporated

Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TLC555-Q1


SLFS078B - OCTOBER 2006-REVISED OCTOBER 2015

### 5 Description (continued)

The advantage of the TLC555-Q1 is that it exhibits greatly reduced supply-current spikes during output transitions. Although the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the main reason the TLC555-Q1 is able to have low current spikes is due to its edge rates. This minimizes the need for the large decoupling capacitors required by the NE555.

The TLC555-Q1 is characterized for operation over the full automotive temperature range of -40°C to 125°C.

### 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		1/0	DESCRIPTION
NAME	NO.	- I/O	DESCRIPTION
CONT	5	I/O	Controls comparator thresholds, Outputs 2/3 VDD, allows bypass capacitor connection
DISCH	7	0	Open collector output to discharge timing capacitor
GND	1	_	Ground
OUT	3	0	High current timer output signal
RESET	4	I	Active low reset input forces output and discharge low
THRES	6	I	End of timing input. THRES > CONT sets output low and discharge low
TRIG	2	1	Start of timing input. TRIG < ½ CONT sets output high and discharge open
VDD	8	_	Input supply voltage, 2 V to 15 V



Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### TLC555-Q1

SLFS078B-OCTOBER 2006-REVISED OCTOBER 2015

www.ti.com

### 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{DD}$	Supply voltage <sup>(2)</sup>			18	V
VI	Input voltage	Any input	-0.3	$V_{DD}$	V
	Sink current, discharge or output	·		150	mA
Io	Source current, output			15	mA
	Continuous total power dissipation			sipation ings	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

				VALUE	UNIT
	D) Electrostatic discharge Charg	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±1000	
V <sub>(ESD)</sub>		Charged device model (CDM), per AEC	All pins	±500	V
V (ESD)		Charged-device model (CDM), per AEC Q100-011	Corner pins (1, 4, 5, and 8)	±750	•

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{DD}$	Supply voltage	2	15	V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

### 7.4 Thermal Information

		TLC555-Q1	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	113.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	58	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	54.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	11.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	53.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> All voltage values are with respect to network GND.



www.ti.com

### **Distributor of Texas Instruments: Excellent Integrated System Limited**

Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TLC555-Q1

SLFS078B - OCTOBER 2006-REVISED OCTOBER 2015

# 7.5 Electrical Characteristics: $V_{DD} = 5 \text{ V}$

 $V_{DD}$  = 5 V, at specified free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	UNIT
M	Throughold voltoge		25°C	2.8	3.3	3.8	V
V <sub>IT</sub>	Threshold voltage		Full range	2.7		3.9	V
1	Threshold current		25°C		10		pА
I <sub>IT</sub>	Threshold current		Full range		5000		рΑ
M	Trigger veltage		25°C	1.36	1.66	1.96	V
$V_{I(TRIG)}$	Trigger voltage		Full range	1.26		2.06	V
	Trigger current		25°C		10		nΛ
I <sub>I(TRIG)</sub>	Trigger current		Full range		5000		pА
V	Depart valtage		25°C	0.4	1.1	1.5	V
$V_{I(RESET)}$	Reset voltage		Full range	0.3		1.8	V
	Reset current		25°C		10		- A
I <sub>I(RESET)</sub>			Full range		5000		pА
	Control voltage (open-circuit) as a percentage of supply voltage		Full range		66.7%		
	Discharge-switch on-state	104	25°C		0.14	0.5	
	voltage	$I_{OL} = 10 \text{ mA}$	Full range			0.6	V
	Discharge-switch off-state		25°C		0.1		0
	current		Full range		120		nA
M	High lavel systems value as	1 4 0	25°C	4.1	4.8		V
$V_{OH}$	High-level output voltage	$I_{OH} = -1 \text{ mA}$	Full range	4.1			V
			25°C		0.21	0.4	
		$I_{OL} = 8 \text{ mA}$	Full range			0.6	
	Landa da d		25°C		0.13	0.3	
$V_{OL}$	Low-level output voltage	$I_{OL} = 5 \text{ mA}$	Full range			0.45	V
			25°C		0.08	0.3	
		$I_{OL} = 3.2 \text{ mA}$	Full range			0.4	
	(2)		25°C		170	350	
$I_{DD}$	Supply current <sup>(2)</sup>		Full range			700	μA

Full-range  $T_A$  is  $-40^{\circ}$ C to 125°C. These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.



Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### TLC555-Q1

SLFS078B-OCTOBER 2006-REVISED OCTOBER 2015

www.ti.com

### 7.6 Electrical Characteristics: $V_{DD} = 15 \text{ V}$

 $V_{DD}$  = 15 V, at specified free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	UNIT
\/	Throchold voltogo		25°C	9.45	10	10.55	V
$V_{IT}$	Threshold voltage		Full range	9.35		10.65	V
	Threshold current		25°C		10		^
l <sub>IT</sub>			Full range		5000		pА
	Tainanauraltana		25°C	4.65	5	5.35	V
$V_{I(TRIG)}$	Trigger voltage		Full range	4.55		5.45	V
	Trimmon ourroat		25°C		10		~ A
I <sub>I(TRIG)</sub>	Trigger current		Full range		5000		pА
	Desertively		25°C	0.4	1.1	1.5	
V <sub>I(RESET)</sub>	Reset voltage		Full range	0.3		1.8	V
	Danet summer		25°C		10		0
I <sub>I(RESET)</sub>	Reset current		Full range		5000		pA
	Control voltage (open-circuit) as a percentage of supply voltage		Full range		66.7%		
	Discharge-switch on-state voltage	1 100 1	25°C		0.77	1.7	
		I <sub>OL</sub> = 100 mA	Full range			1.8	V
	Discharge switch off-state current		25°C		0.1		
			Full range		120		nA
		10 1	25°C	12.5	14.2		
		I <sub>OH</sub> = -10 mA	Full range	12.5			
.,			25°C	13.5	14.6		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5 mA	Full range	13.5			V
		1 1	25°C	14.2	14.9		
		I <sub>OH</sub> = -1 mA	Full range	14.2			
		1. 400 4	25°C		1.28	3.2	
		I <sub>OL</sub> = 100 mA	Full range			3.8	
.,	Lave lavel autout valtage		25°C		0.63	1	
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 50 mA	Full range			1.5	V
		1 40 4	25°C		0.12	0.3	
		I <sub>OL</sub> = 10 mA	Full range			0.45	
	C		25°C		360	600	
I <sub>DD</sub>	Supply current <sup>(2)</sup>		Full range			1000	μA

<sup>(1)</sup> Full-range T<sub>A</sub> is -40°C to 125°C.

### 7.7 Operating Characteristics

 $V_{DD} = 5 \text{ V}$ .  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

v DD -	3 V, TA = 23 C (unless otherwise noted)					
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Initial error of timing interval <sup>(1)</sup>	$V_{DD} = 5 \text{ V to } 15 \text{ V, } C_T = 0.1 \mu\text{F,} \\ R_A = R_B = 1 k\Omega \text{ to } 100 k\Omega^{(2)}$		1%	3%	
	Supply voltage sensitivity of timing interval	$V_{DD} = 5 \text{ V to } 15 \text{ V, } C_T = 0.1 \mu\text{F,} \\ R_A = R_B = 1 k\Omega \text{ to } 100 k\Omega^{(2)}$		0.1	0.5	%/V
t <sub>r</sub>	Output pulse rise time	$R_L = 10 \text{ M}\Omega, C_L = 10 \text{ pF}$		20	75	ns
t <sub>f</sub>	Output pulse fall time	$R_L = 10 \text{ M}\Omega, C_L = 10 \text{ pF}$		15	60	ns
f <sub>max</sub>	Maximum frequency in astable mode	$R_A = 470 \ \Omega, C_T = 200 \ pF, R_B = 200 \ \Omega^{(2)}$	1.2	2.1		MHz

<sup>(1)</sup> Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.

<sup>(2)</sup> These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.

<sup>(2)</sup>  $R_A$ ,  $R_B$ , and  $C_T$  are as defined in Figure 1.

Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TLC555-Q1

SLFS078B - OCTOBER 2006-REVISED OCTOBER 2015

### 7.8 Dissipation Ratings

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 125°C POWER RATING	
D	725 mW	5.8 mW/°C	145 mW	

Product Folder Links: TLC555-Q1

### 7.9 Typical Characteristics





Figure 1. Discharge Switch ON-State Resistance vs Free-Air Temperature



The effects of the load resistance on these values must be taken into account separately.

Figure 2. Propagation Delay Times to Discharge Output from Trigger and Threshold Shorted Together vs Supply Voltage

Copyright © 2006-2015, Texas Instruments Incorporated

Submit Documentation Feedback

7

Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### TLC555-Q1

SLFS078B-OCTOBER 2006-REVISED OCTOBER 2015


www.ti.com

### 8 Detailed Description

#### 8.1 Overview

The TLC555-Q1 timer is used for general purpose timing applications from 476 ns to hours or from < 1 mHz to 2.1 MHz.

### 8.2 Functional Block Diagram



RESET can override TRIG, which can override THRES.

### 8.3 Feature Description

#### 8.3.1 Mono-stable Operation

For mono-stable operation, any of these timers can be connected as shown in Figure 3. If the output is low, application of a negative-going pulse to the trigger (TRIG) sets the flip-flop ( $\overline{Q}$  goes low), drives the output high, and turns off Q1. Capacitor C then is charged through R<sub>A</sub> until the voltage across the capacitor reaches the threshold voltage of the threshold (THRES) input. If TRIG has returned to a high level, the output of the threshold comparator resets the flip-flop ( $\overline{Q}$  goes high), drives the output low, and discharges C through Q1.




Figure 3. Circuit for Monostable Operation

Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TLC555-Q1


SLFS078B - OCTOBER 2006-REVISED OCTOBER 2015

www.ti.com

### **Feature Description (continued)**

Monostable operation is initiated when TRIG voltage falls below the trigger threshold. Once initiated, the sequence ends only if TRIG is high for at least 10  $\mu$ s before the end of the timing interval. When the trigger is grounded, the comparator storage time can be as long as 10  $\mu$ s, which limits the minimum monostable pulse width to 10  $\mu$ s. Because of the threshold level and saturation voltage of Q1, the output pulse duration is approximately  $t_w = 1.1R_AC$ . Figure 4 is a plot of the time constant for various values of  $R_A$  and  $R_A$ . The threshold levels and charge rates both are directly proportional to the supply voltage,  $R_A$ . The timing interval is, therefore, independent of the supply voltage, so long as the supply voltage is constant during the time interval.

Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long as the reset pulse is low. To prevent false triggering, when RESET is not used, it should be connected to  $V_{CC}$ .



#### 8.3.2 A-stable Operation

As shown in Figure 6, adding a second resistor,  $R_B$ , to the circuit of and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multi-vibrator. The capacitor C charges through  $R_A$  and  $R_B$  and then discharges through  $R_B$  only. Therefore, the duty cycle is controlled by the values of  $R_A$  and  $R_B$ .

This astable connection results in capacitor C charging and discharging between the threshold-voltage level ( $\approx 0.67 \times V_{CC}$ ) and the trigger-voltage level ( $\approx 0.33 \times V_{CC}$ ). As in the mono-stable circuit, charge and discharge times (and, therefore, the frequency and duty cycle) are independent of the supply voltage.

Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




#### TLC555-Q1


SLFS078B-OCTOBER 2006-REVISED OCTOBER 2015

www.ti.com

### **Feature Description (continued)**



NOTE A: Decoupling CONT voltage to ground with a capacitor can improve operation. This should be evaluated for individual applications.



Time - 0.5 ms/div

Figure 6. Circuit for A-stable Operation

Figure 7. Typical A-stable Waveforms




Figure 8. Trigger and Threshold Voltage Waveform

Figure 8 shows typical waveforms generated during a stable operation. The output high-level duration  $t_H$  and low-level duration  $t_L$  can be calculated as follows:

$$t_{H} = 0.693(R_{A} + R_{B})C$$
 (1)

$$t_{L} = 0.693(R_{B})C \tag{2}$$

Other useful relationships are shown below:

period = 
$$t_H + t_L = 0.693 (R_A + 2R_B)C$$
 (3)

frequency 
$$\approx \frac{1.44}{\left(R_A + 2R_B\right)C}$$
 (4)

Output driver duty cycle = 
$$\frac{t_L}{t_H + t_L} = \frac{R_B}{R_A + 2R_B}$$
 (5)

Output waveform duty cycle = 
$$\frac{t_H}{t_H + t_L} = 1 - \frac{R_B}{R_A + 2R_B}$$
 (6)

Low-to-high ratio = 
$$\frac{t_L}{t_H} = \frac{R_B}{R_A + R_B}$$
 (7)

O Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated

10

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

www.ti.com

TLC555-Q1

SLFS078B - OCTOBER 2006-REVISED OCTOBER 2015

#### **Feature Description (continued)**




Figure 9. Free-Running Frequency

### 8.3.3 Frequency Divider

By adjusting the length of the timing cycle, the basic circuit of Figure 11 can be made to operate as a frequency divider. Figure 10 shows a divide-by-three circuit that makes use of the fact that re-triggering cannot occur during the timing cycle.




Figure 10. Divide-by-Three Circuit Waveforms

#### 8.4 Device Functional Modes

Table 1 shows the device functional modes.

**Table 1. Function Table** 

	40				
RESET	TRIGGER VOLTAGE <sup>(1)</sup>	THRESHOLD VOLTAGE <sup>(1)</sup>	OUTPUT	DISCHARGE SWITCH	
Low	Irrelevant	Irrelevant	Low	On	
High	<1/3 V <sub>CC</sub>	Irrelevant	High	Off	
High	>1/3 V <sub>CC</sub>	>2/3 V <sub>CC</sub>	Low	On	
High	>1/3 V <sub>CC</sub>	<2/3 V <sub>CC</sub>	As previously established		

(1) Voltage levels shown are nominal.



Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TLC555-Q1

SLFS078B - OCTOBER 2006-REVISED OCTOBER 2015

www.ti.com




Figure 11. Equivalent Schematic

Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated

Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TLC555-Q1

SLFS078B - OCTOBER 2006-REVISED OCTOBER 2015

### 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TLC555-Q1 timer device uses resistor and capacitor charging delay to provide a programmable time delay or operating frequency. The following section presents a simplified discussion of the design process.

### 9.2 Typical Applications

### 9.2.1 Missing-Pulse Detector

The circuit shown in Figure 12 can be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses. The timing interval of the monostable circuit is re-triggered continuously by the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing, missing pulse, or terminated pulse train permits the timing interval to be completed, thereby generating an output pulse as shown in Figure 13.




Figure 12. Circuit for Missing-Pulse Detector

#### 9.2.1.1 Design Requirements

Input fault (missing pulses) must be input high. Input stuck low will not be detected because timing capacitor (C) remains discharged.

#### 9.2.1.2 Detailed Design Procedure

Choose  $R_A$  and C so that  $R_A \times C > [maximum normal input high time]$ .  $R_L$  improves  $V_{OH}$ , but it is not required for TTL compatibility.

Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### TLC555-Q1

SLFS078B-OCTOBER 2006-REVISED OCTOBER 2015

www.ti.com

### **Typical Applications (continued)**

#### 9.2.1.3 Application Curve





Figure 13. Completed Timing Waveforms for Missing-Pulse Detector

9.2.2 Pulse-Width Modulation

The operation of the timer can be modified by modulating the internal threshold and trigger voltages, which is accomplished by applying an external voltage (or current) to CONT. Figure 14 shows a circuit for pulse-width modulation. A continuous input pulse train triggers the monostable circuit, and a control signal modulates the threshold voltage. Figure 15 shows the resulting output pulse-width modulation. While a sine-wave modulation signal is shown, any wave shape could be used.



NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.

Figure 14. Circuit for Pulse-Width Modulation

Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TLC555-Q1

SLFS078B - OCTOBER 2006-REVISED OCTOBER 2015

### **Typical Applications (continued)**

#### 9.2.2.1 Design Requirements

Clock input must have  $V_{OL}$  and  $V_{OH}$  levels that are less than and greater than 1/3 VDD. Modulation input can vary from ground to VDD. The application must be tolerant of a nonlinear transfer function; the relationship between modulation input and pulse width is not linear because the capacitor charge is based RC on an negative exponential curve.

#### 9.2.2.2 Detailed Design Procedure

Choose  $R_A$  and C so that  $R_A \times C = 1/4$  [clock input period].  $R_L$  improves  $V_{OH}$ , but it is not required for TTL compatibility.

#### 9.2.2.3 Application Curve




Figure 15. Pulse-Width-Modulation Waveforms

#### 9.2.3 Pulse-Position Modulation

As shown in Figure 16, any of these timers can be used as a pulse-position modulator. This application modulates the threshold voltage and, thereby, the time delay, of a free-running oscillator. Figure 17 shows a triangular-wave modulation signal for such a circuit; however, any wave shape could be used.




#### TLC555-Q1

SLFS078B-OCTOBER 2006-REVISED OCTOBER 2015

www.ti.com

### **Typical Applications (continued)**



NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.

Figure 16. Circuit for Pulse-Position Modulation

#### 9.2.3.1 Design Requirements

Both DC and AC coupled modulation input will change the upper and lower voltage thresholds for the timing capacitor. Both frequency and duty cycle will vary with the modulation voltage.

#### 9.2.3.2 Detailed Design Procedure

The nominal output frequency and duty cycle can be determined using formulas in A-stable Operation section.  $R_L$  improves  $V_{OH}$ , but it is not required for TTL compatibility.

#### 9.2.3.3 Application Curve




Figure 17. Pulse-Position-Modulation Waveforms

Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TLC555-Q1


www.ti.com

SLFS078B - OCTOBER 2006-REVISED OCTOBER 2015

### **Typical Applications (continued)**

#### 9.2.4 Sequential Timer

Many applications, such as computers, require signals for initializing conditions during start-up. Other applications, such as test equipment, require activation of test signals in sequence. These timing circuits can be connected to provide such sequential control. The timers can be used in various combinations of astable or monostable circuit connections, with or without modulation, for extremely flexible waveform control. Figure 18 shows a sequencer circuit with possible applications in many systems, and Figure 19 shows the output waveforms.



NOTE A: S closes momentarily at t = 0.

Figure 18. Sequential Timer Circuit

#### 9.2.4.1 Design Requirements

The sequential timer application chains together multiple mono-stable timers. The joining components are the 33-k $\Omega$  resistors and 0.001- $\mu$ F capacitors. The output high to low edge passes a 10- $\mu$ s start pulse to the next monostable.

#### 9.2.4.2 Detailed Design Procedure

The timing resistors and capacitors can be chosen using this formula.  $t_w$  = 1.1 x R x C.

Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### TLC555-Q1

SLFS078B-OCTOBER 2006-REVISED OCTOBER 2015

www.ti.com

### **Typical Applications (continued)**

#### 9.2.4.3 Application Curve




Figure 19. Sequential Timer Waveforms

### 10 Power Supply Recommendations

The TLC555-Q1 requires a voltage supply within 2 V to 15 V. Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is 0.1  $\mu$ F in parallel with 1- $\mu$ F electrolytic. Place the bypass capacitors as close as possible to the TLC555-Q1 and minimize the trace length.

### 11 Layout

### 11.1 Layout Guidelines

Standard PCB rules apply to routing the TLC555-Q1. The 0.1  $\mu$ F in parallel with a 1- $\mu$ F electrolytic capacitor should be as close as possible to the TLC555-Q1. The capacitor used for the time delay should also be placed as close to the discharge pin. A ground plane on the bottom layer can be used to provide better noise immunity and signal integrity.

Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TLC555-Q1
www.ti.com
SLFS078B - OCTOBER 2006 - REVISED OCTOBER 2015

### 11.2 Layout Example

Figure 20 is the basic layout for various applications.

- C1 based on time delay calculations
- C2 0.01-μF bypass capacitor for control voltage pin
- C3 0.1-µF bypass ceramic capacitor
- C4 1-μF electrolytic bypass capacitor
- R1 based on time delay calculations




Figure 20. Recommended Layout



Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### TLC555-Q1

SLFS078B-OCTOBER 2006-REVISED OCTOBER 2015

www.ti.com

### 12 Device and Documentation Support

#### 12.1 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.2 Trademarks

LinCMOS, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### PACKAGE OPTION ADDENDUM

21-Aug-2015

#### PACKAGING INFORMATION

Orderable Device	Status	Package Typ	e Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC555QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL555Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 1



Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 21-Aug-2015

ı	
	ı

Catalog: TLC555

• Military: TLC555M

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


Addendum-Page 2



### **MECHANICAL DATA**

## D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.








### **LAND PATTERN DATA**

## D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





Datasheet of TLC555QDRQ1 - IC OSC SGL TIMER 2.1MHZ 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Applications**

**Products** Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Security www.ti.com/security

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Logic

**OMAP Applications Processors TI E2E Community** www.ti.com/omap e2e.ti.com

www.ti.com/wirelessconnectivity Wireless Connectivity

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated