

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

ON Semiconductor NUS5530MNR2G

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



# NUS5530MN

# Integrated Power MOSFET with PNP Low V<sub>CE(sat)</sub> Switching Transistor

This integrated device represents a new level of safety and board–space reduction by combining the 20 V P–Channel FET with a PNP Silicon Low  $V_{CE(sat)}$  switching transistor. This newly integrated product provides higher efficiency and accuracy for battery powered portable electronics.

#### Features

- Low R<sub>DS(on)</sub> (MOSFET) and Low V<sub>CE(sat)</sub> (Transistor)
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive (MOSFET)
- Performance DFN Package
- This is a Pb–Free Device

#### Applications

• Power Management in Portable and Battery–Powered Products; i.e., Cellular and Cordless Telephones and PCMCIA Cards

#### MAXIMUM RATINGS FOR P-CHANNEL FET

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$ 

Rating	Symbol	5 sec	Steady State	Unit
Drain-Source Voltage	V <sub>DS</sub>	-2	20	V
Gate-Source Voltage	V <sub>GS</sub>	±	12	V
Continuous Drain Current ( $T_J = 150^{\circ}$ C) (Note 1) $T_A = 25^{\circ}$ C $T_A = 85^{\circ}$ C	I <sub>D</sub>	-5.3 -3.8	-3.9 -2.8	A
Pulsed Drain Current	I <sub>DM</sub>	±20		А
Continuous Source Current (Note 1)	۱ <sub>S</sub>	-5.3 -3.9		A
$\begin{array}{l} \mbox{Maximum Power Dissipation} \\ (\mbox{Note 1}) \\ T_A = 25^\circ\mbox{C} \\ T_A = 85^\circ\mbox{C} \end{array}$	P <sub>D</sub>	2.5 1.3	1.3 0.7	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150		°C


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.27 in sq [1 oz] including traces).




#### **ON Semiconductor®**

http://onsemi.com




(Top View)

# MARKING DIAGRAM



(Note: Microdot may be in either location)



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NUS5530MNR2G	DFN8 (Pb–Free)	3000/Tape & Reel

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



## MAXIMUM RATINGS FOR PNP TRANSISTORS (T<sub>A</sub> = $25^{\circ}$ C)

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	-35	Vdc
Collector-Base Voltage	V <sub>CBO</sub>	-55	Vdc
Emitter-Base Voltage	V <sub>EBO</sub>	-5.0	Vdc
Collector Current – Continuous	Ι <sub>C</sub>	-2.0	Adc
Collector Current – Peak	I <sub>CM</sub>	-7.0	A
Electrostatic Discharge	ESD	HBM Class 3 MM Class C	

#### THERMAL CHARACTERISTICS FOR P-CHANNEL FET

Characteristic	Symbol	Тур	Max	Unit
Maximum Junction-to-Ambient (Note 4) t ≤ 5 sec Steady State	$R_{ heta JA}$	40 80	50 95	°C/W
Maximum Junction-to-Foot (Drain) Steady State	$R_{\thetaJF}$	15	20	°C/W

#### THERMAL CHARACTERISTICS FOR PNP TRANSISTORS

Characteristic	Symbol	Мах	Unit
Total Device Dissipation $T_A = 25^{\circ}C$	P <sub>D</sub> (Note 1)	635	mW
Derate above 25°C		5.1	mW/°C
Thermal Resistance, Junction-to-Ambient	R <sub>0JA</sub> (Note 1)	200	°C/W
Total Device Dissipation $T_A = 25^{\circ}C$	P <sub>D</sub> (Note 2)	1.35	W
Derate above 25°C		11	mW/°C
Thermal Resistance, Junction-to-Ambient	R <sub>0JA</sub> (Note 2)	90	°C/W
Thermal Resistance, Junction-to-Lead #1	R <sub>θJL</sub>	15	°C/W
Total Device Dissipation (Single Pulse < 10 sec)	P <sub>Dsingle</sub> (Notes 2 & 3)	2.75	W
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C

FR-4 @ 100 mm<sup>2</sup>, 1 oz copper traces.
 FR-4 @ 500 mm<sup>2</sup>, 1 oz copper traces.
 Thermal response.



#### ELECTRICAL CHARACTERISTICS FOR P-CHANNEL FET (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Test Condition Mi		Тур	Max	Unit
Static						-
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = -250 \ \mu A$	-0.6		-1.2	V
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS}$ = 0 V, $V_{GS}$ = ±12 V			±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = -16 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$			-1.0	μA
		$V_{DS} = -16 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \ T_J = 85^{\circ}\text{C}$			-5.0	
On-State Drain Current (Note 5)	I <sub>D(on)</sub>	$V_{DS}$ $\leq$ –5.0 V, $V_{GS}$ = –4.5 V	-20			А
Drain-Source On-State Resistance (Note 5)	r <sub>DS(on)</sub>	$V_{GS} = -3.6 \text{ V}, \text{ I}_{D} = -1.0 \text{ A}$	-	0.050	0.06	Ω
		$V_{GS} = -2.5 \text{ V}, \text{ I}_{D} = -1.0 \text{ A}$		0.070	0.083	
Forward Transconductance (Note 5)	9 <sub>fs</sub>	$V_{DS} = -10 \text{ V}, \text{ I}_{D} = -3.9 \text{ A}$		12		Mhos
Diode Forward Voltage (Note 5)	V <sub>SD</sub>	$I_{\rm S}$ = -2.1 A, $V_{\rm GS}$ = 0 V		-0.8	-1.2	V
Dynamic (Note 6)						
Total Gate Charge	Q <sub>G</sub>			9.7	22	nC
Gate-Source Charge	Q <sub>GS</sub>	V <sub>DS</sub> = -10 V, V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -3.9 A		1.2		1
Gate-Drain Charge	Q <sub>GD</sub>			3.6		
Input Capacitance	C <sub>iss</sub>			710		pF
Output Capacitance	C <sub>oss</sub>	V <sub>DS</sub> = -5.0 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz		400		
Reverse Transfer Capacitance	C <sub>rss</sub>			140		
Turn–On Delay Time	t <sub>d(on)</sub>			14	30	ns
Rise Time	t <sub>r</sub>	$V_{DD}$ = -10 V, R <sub>L</sub> = 10 $\Omega$ I <sub>D</sub> $\cong$ -1.0 A, V <sub>GEN</sub> = -4.5 V,		22	55	-
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong -1.0 \text{ A}, V_{\text{GEN}} = -4.5 \text{ V},$ $R_{\text{G}} = 6 \Omega$		42	100	-
Fall Time	t <sub>f</sub>			35	70	1
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = −1.1 A, di/dt = 100 A/μs		30	60	1

4. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.27 in sq [1 oz] including traces). 5. Pulse Test: Pulse Width  $\leq$  300 µs, Duty Cycle  $\leq$  2%.

6. Guaranteed by design, not subject to production testing.



# **ELECTRICAL CHARACTERISTICS FOR PNP TRANSISTORS** ( $T_A = 25^{\circ}C$ unless otherwise noted)


Characteristic	Symbol	Min	Typical	Max	Unit
OFF CHARACTERISTICS					
Collector – Emitter Breakdown Voltage ( $I_C = -10 \text{ mAdc}, I_B = 0$ )	V <sub>(BR)CEO</sub>	-35	-45	-	Vdc
Collector – Base Breakdown Voltage ( $I_C = -0.1 \text{ mAdc}, I_E = 0$ )	V <sub>(BR)CBO</sub>	-55	-65	-	Vdc
Emitter – Base Breakdown Voltage ( $I_E = -0.1 \text{ mAdc}, I_C = 0$ )	V <sub>(BR)EBO</sub>	-5.0	-7.0	-	Vdc
Collector Cutoff Current (V <sub>CB</sub> = $-35$ Vdc, I <sub>E</sub> = 0)	I <sub>CBO</sub>	-	-0.03	-0.1	μAdc
Collector-Emitter Cutoff Current (V <sub>CES</sub> = -35 Vdc)	I <sub>CES</sub>	-	-0.03	-0.1	μAdc
Emitter Cutoff Current (V <sub>EB</sub> = -6.0 Vdc)	I <sub>EBO</sub>	-	-0.01	-0.1	μAdc
ON CHARACTERISTICS					
DC Current Gain (Note 7) ( $I_C = -1.0 A$ , $V_{CE} = -2.0 V$ ) ( $I_C = -1.5 A$ , $V_{CE} = -2.0 V$ ) ( $I_C = -2.0 A$ , $V_{CE} = -2.0 V$ )	h <sub>FE</sub>	100 100 100	200 200 200	- 400 -	
$\begin{array}{l} \mbox{Collector}-\mbox{Emitter Saturation Voltage (Note 7)} \\ (I_C = -0.1 \mbox{ A}, I_B = -0.010 \mbox{ A}) \\ (I_C = -1.0 \mbox{ A}, I_B = -0.010 \mbox{ A}) \\ (I_C = -2.0 \mbox{ A}, I_B = -0.02 \mbox{ A}) \end{array}$	V <sub>CE(sat)</sub>	- - -	- - -	-0.10 -0.15 -0.30	V
Base – Emitter Saturation Voltage (Note 7) $(I_C = -1.0 \text{ A}, I_B = -0.01 \text{ A})$	V <sub>BE(sat)</sub>	-	-0.68	-0.85	V
Base – Emitter Turn–on Voltage (Note 7) ( $I_C = -2.0 \text{ A}, V_{CE} = -3.0 \text{ V}$ )	V <sub>BE(on)</sub>	-	-0.81	-0.875	V
Cutoff Frequency (I <sub>C</sub> = $-100$ mA, V <sub>CE</sub> = $-5.0$ V, f = $100$ MHz)	f <sub>T</sub>	100	-	-	MHz
Input Capacitance (V <sub>EB</sub> = -0.5 V, f = 1.0 MHz)	Cibo	-	600	650	pF
Output Capacitance ( $V_{CB} = -3.0 \text{ V}$ , f = 1.0 MHz)	Cobo	-	85	100	pF
Turn–on Time (V_{CC} = –10 V, I_{B1} = –100 mA, I_{C} = –1 A, R_{L} = 3 $\Omega)$	t <sub>on</sub>	-	35	-	nS
Turn–off Time (V_{CC} = –10 V, I_{B1} = I_{B2} = –100 mA, I_{C} = 1 A, R_{L} = 3 \Omega)	t <sub>off</sub>	-	225	-	nS

7. Pulsed Condition: Pulse Width = 300  $\mu sec,$  Duty Cycle  $\leq 2\%$ 



# NUS5530MN


## **TYPICAL ELECTRICAL CHARACTERISTICS FOR P-CHANNEL FET**






# NUS5530MN

## **TYPICAL ELECTRICAL CHARACTERISTICS FOR P-CHANNEL FET**








# NUS5530MN








# NUS5530MN









Figure 18. Normalized Thermal Response




#### PACKAGE DIMENSIONS



2. 3.	DIME ASMI CON DIME AND 0.30r COPI	E Y14.51 TROLLII NSION IS MEA nm. LANARI	M, 1994. NG DIMI b APPLI SURED TY APPI	ENSION ES TO I BETWE	RANCING PER I: MILLIMETERS. PLATED TERMINA EN 0.25 AND I THE EXPOSED MINALS.
1	PAD		LIMETE		MINALS.
	ЫМ	MIN	NOM	MAX	
	A	0.80	0.90	1.00	
	A1	0.00	0.03	0.05	
1	A3		0.20 RE	F	
	b	0.35	0.40	0.45	
	D		3.30 BS	С	
1	D2	0.95	1.05	1.15	
	Е		3.30 BS	С	
	E2	1.80	1.90	2.00	
	е		0.80 BS	С	
	К	0.21			
	L	0.30	0.40	0.50	

**SOLDERING FOOTPRINT\*** 



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer applications components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NUS5530M N/D