

## Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[STMicroelectronics](#)  
[VND810PEP-E](#)

For any questions, you can email us directly:

[sales@integrated-circuit.com](mailto:sales@integrated-circuit.com)



## VND810PEP-E


### Double channel high-side driver

#### Features

| Type        | $R_{DS(on)}$         | $I_{OUT}$           | $V_{CC}$ |
|-------------|----------------------|---------------------|----------|
| VND810PEP-E | 160mW <sup>(1)</sup> | 3.5A <sup>(1)</sup> | 36V      |

1. Per each channel.

- CMOS compatible inputs
- Open drain status outputs
- On-state open-load detection
- Off-state open-load detection
- Shorted load protection
- Undervoltage and overvoltage shutdown
- Loss of ground protection
- Very low standby current
- Reverse battery protection
- In compliance with the 2002/95/EC european directive



#### Description

The VND810PEP-E is a monolithic device made using STMicroelectronics® VIPower™ M0-3 Technology. The VND810PEP-E is intended for driving any type of multiple load with one side connected to ground.

The active  $V_{CC}$  pin voltage clamp protects the device against low energy spikes (see ISO7637 transient compatibility table).

Active current limitation combined with thermal shutdown and automatic restart protects the device against overload. The device detects the open-load condition in both the on and off-state.

In the off-state the device detects if the output is shorted to  $V_{CC}$ . The device automatically turns off in the case where the ground pin becomes disconnected.

**Table 1. Device summary**

| Package     | Order codes |               |
|-------------|-------------|---------------|
|             | Tube        | Tape and reel |
| PowerSSO-12 | VND810PEP-E | VND810PEPTR-E |

## Contents

|          |  |           |
|----------|--|-----------|
| <b>1</b> | <b>Block diagram and pin description</b>                   | <b>5</b>  |
| <b>2</b> | <b>Electrical specifications</b>                           | <b>6</b>  |
| 2.1      | Absolute maximum ratings                                   | 6         |
| 2.2      | Thermal data   | 7         |
| 2.3      | Electrical characteristics                                 | 7         |
| <b>3</b> | <b>Application information</b>                             | <b>14</b> |
| 3.1      | GND protection network against reverse battery             | 14        |
| 3.1.1    | Solution 1: a resistor in the ground line (RGND only)      | 14        |
| 3.1.2    | Solution 2: a diode (D <sub>GND</sub> ) in the ground line | 15        |
| 3.2      | Load dump protection                                       | 15        |
| 3.3      | MCU I/O protection   | 15        |
| 3.4      | Open-load detection in off-state                           | 16        |
| <b>4</b> | <b>Package and PC board thermal data</b>                   | <b>17</b> |
| 4.1      | PowerSSO-12 thermal data                                   | 17        |
| <b>5</b> | <b>Package and packing information</b>                     | <b>20</b> |
| 5.1      | ECOPACK <sup>®</sup> packages                              | 20        |
| 5.2      | Package mechanical data                                    | 20        |
| 5.3      | Packing information  | 22        |
| <b>6</b> | <b>Revision history</b>                                    | <b>23</b> |

## VND810PEP-E

## List of tables

## List of tables

|           |  |    |
|-----------|--|----|
| Table 1.  | Device summary . . . . .   | 1  |
| Table 2.  | Suggested connections for unused and not connected pins . . . . .  | 5  |
| Table 3.  | Absolute maximum ratings . . . . .                                 | 6  |
| Table 4.  | Thermal data (per island) . . . . .                                | 7  |
| Table 5.  | Power outputs . . . . .  | 8  |
| Table 6.  | Protections and diagnostics . . . . .                              | 8  |
| Table 7.  | V <sub>CC</sub> - output diode . . . . .                           | 9  |
| Table 8.  | Switching (V <sub>CC</sub> = 13V; T <sub>j</sub> = 25°C) . . . . . | 9  |
| Table 9.  | Logic inputs . . . . .   | 9  |
| Table 10. | Protections and diagnostics . . . . .                              | 9  |
| Table 11. | Status pin . . . . .   | 10 |
| Table 12. | Open-load detection . . . . .                                      | 10 |
| Table 13. | Truth table . . . . .  | 11 |
| Table 14. | Electrical transient requirements (part 1) . . . . .               | 12 |
| Table 15. | Electrical transient requirements (part 2) . . . . .               | 12 |
| Table 16. | Electrical transient requirements (part 3) . . . . .               | 12 |
| Table 17. | Thermal parameters . . . . .                                       | 19 |
| Table 18. | PowerSSO-12 mechanical data . . . . .                              | 21 |
| Table 19. | Document revision history . . . . .                                | 23 |

## List of figures

VND810PEP-E

## List of figures


|            |   |    |
|------------|---|----|
| Figure 1.  | Block diagram . . . . .   | 5  |
| Figure 2.  | Configuration diagram (top view) . . . . .  | 5  |
| Figure 3.  | Current and voltage conventions . . . . .   | 7  |
| Figure 4.  | Status timings . . . . .  | 10 |
| Figure 5.  | Switching characteristics . . . . .   | 11 |
| Figure 6.  | Waveforms . . . . .   | 13 |
| Figure 7.  | Application schematic . . . . .   | 14 |
| Figure 8.  | Open-load detection in off-state . . . . .  | 16 |
| Figure 9.  | PowerSSO-12 PC board . . . . .  | 17 |
| Figure 10. | Rthj-amb vs. PCB copper area in open box free air condition (one channel ON). . . . . | 17 |
| Figure 11. | PowerSSO-12 thermal impedance junction ambient single pulse (one channel ON). . . . . | 18 |
| Figure 12. | Thermal fitting model of a double channel HSD in PowerSSO-12 . . . . .                | 18 |
| Figure 13. | PowerSSO-12 package dimensions . . . . .  | 20 |
| Figure 14. | PowerSSO-12 tube shipment (no suffix) . . . . .                                       | 22 |
| Figure 15. | PowerSSO-12 tape and reel shipment (suffix "TR") . . . . .                            | 22 |

## VND810PEP-E


## Block diagram and pin description

# 1 Block diagram and pin description

**Figure 1. Block diagram**



**Figure 2. Configuration diagram (top view)**



**Table 2. Suggested connections for unused and not connected pins**

| Connection / pin | Status | Not connected | Output | Input                 |
|------------------|--------|---------------|--------|-----------------------|
| Floating         | X      | X             | X      | X                     |
| To ground        |        | X             |        | Through 10KΩ resistor |

## Electrical specifications

## VND810PEP-E

# 2 Electrical specifications

## 2.1 Absolute maximum ratings

Stressing the device above the rating listed in [Table 3: Absolute maximum ratings](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document available on [www.st.com](http://www.st.com).

**Table 3. Absolute maximum ratings**

| Symbol     | Parameter   | Value              | Unit       |
|------------|---|--------------------|------------|
| $V_{CC}$   | DC supply voltage   | 41                 | V          |
| $-V_{CC}$  | Reverse DC supply voltage   | - 0.3              | V          |
| $-I_{GND}$ | DC reverse ground pin current   | - 200              | mA         |
| $I_{OUT}$  | DC output current   | Internally limited | A          |
| $-I_{OUT}$ | Reverse DC output current   | - 6                | A          |
| $I_{IN}$   | DC input current  | +/- 10             | mA         |
| $I_{STAT}$ | DC Status current   | +/- 10             | mA         |
| $V_{ESD}$  | Electrostatic discharge (human body model: $R=1.5K\Omega$ ; $C=100pF$ ) |                    |            |
|            | - INPUT   | 4000               | V          |
|            | - STATUS  | 4000               | V          |
|            | - OUTPUT  | 5000               | V          |
|            | - $V_{CC}$  | 5000               | V          |
| $P_{tot}$  | Power dissipation (per island) at $T_C = 25^\circ C$                    | 54                 | W          |
| $T_j$      | Junction operating temperature  | Internally limited | $^\circ C$ |
| $T_C$      | Case operating temperature  | - 40 to 150        | $^\circ C$ |
| $T_{stg}$  | Storage temperature   | - 55 to 150        | $^\circ C$ |

## VND810PEP-E

## Electrical specifications

### 2.2 Thermal data

**Table 4. Thermal data (per island)**


| Symbol         | Parameter  | Maximum value     |                   | Unit |
|----------------|--|-------------------|-------------------|------|
| $R_{thj-case}$ | Thermal resistance junction-case                     | 2.3               |                   | °C/W |
| $R_{thj-amb}$  | Thermal resistance junction-ambient<br>(one chip ON) | 61 <sup>(1)</sup> | 50 <sup>(2)</sup> | °C/W |

1. When mounted on a standard single-sided FR-4 board with 1cm<sup>2</sup> of Cu (at least 35 µm thick) connected to all V<sub>CC</sub> pins.
2. When mounted on a standard single-sided FR-4 board with 8cm<sup>2</sup> of Cu (at least 35 µm thick) connected to all V<sub>CC</sub> pins.

### 2.3 Electrical characteristics

Values specified in this section are for 8V < V<sub>CC</sub> < 36V; -40°C < T<sub>j</sub> < 150°C, unless otherwise stated.

**Figure 3. Current and voltage conventions**



Note:  $V_{Fn} = V_{CCn} - V_{OUTn}$  during reverse battery condition.



## Electrical specifications

## VND810PEP-E

**Table 5. Power outputs**

| Symbol        | Parameter                | Test conditions  | Min | Typ | Max        | Unit                   |
|---------------|--------------------------|--|-----|-----|------------|------------------------|
| $V_{CC}$      | Operating supply voltage |  | 5.5 | 13  | 36         | V                      |
| $V_{USD}$     | Undervoltage shutdown    |  | 3   | 4   | 5.5        | V                      |
| $V_{OV}$      | Overvoltage shutdown     |  | 36  |     |            | V                      |
| $R_{ON}$      | On-state resistance      | $I_{OUT} = 1A$ ; $T_j = 25^\circ C$<br>$I_{OUT} = 1A$ ; $V_{CC} > 8V$          |     |     | 160<br>320 | $m\Omega$<br>$m\Omega$ |
| $I_S$         | Supply current           | Off-state; $V_{CC} = 13V$ ;<br>$V_{IN} = V_{OUT} = 0V$                         |     | 12  | 40         | $\mu A$                |
|               |                          | Off-state; $V_{CC} = 13V$ ;<br>$V_{IN} = V_{OUT} = 0V$ ;<br>$T_j = 25^\circ C$ |     | 12  | 25         | $\mu A$                |
|               |                          | On-state; $V_{CC} = 13V$ ; $V_{IN} = 5V$ ;<br>$I_{OUT} = 0A$                   |     | 5   | 7          | mA                     |
| $I_{L(off1)}$ | Off-state output current | $V_{IN} = V_{OUT} = 0V$  | 0   |     | 50         | $\mu A$                |
| $I_{L(off2)}$ | Off-state output current | $V_{IN} = 0V$ ; $V_{OUT} = 3.5V$   | -75 |     | 0          | $\mu A$                |
| $I_{L(off3)}$ | Off-state output current | $V_{IN} = V_{OUT} = 0V$ ; $V_{CC} = 13V$ ;<br>$T_j = 125^\circ C$              |     |     | 5          | $\mu A$                |
| $I_{L(off4)}$ | Off-state output current | $V_{IN} = V_{OUT} = 0V$ ; $V_{CC} = 13V$ ;<br>$T_j = 25^\circ C$               |     |     | 3          | $\mu A$                |

**Table 6. Protections and diagnostics**

| Symbol      | Parameter                           | Test conditions                         | Min.          | Typ.          | Max.          | Unit       |
|-------------|-------------------------------------|---|---------------|---------------|---------------|------------|
| $T_{TSD}$   | Shutdown temperature                |   | 150           | 175           | 200           | $^\circ C$ |
| $T_R$       | Reset temperature                   |   | 135           |               |               | $^\circ C$ |
| $T_{hyst}$  | Thermal hysteresis                  |   | 7             | 15            |               | $^\circ C$ |
| $t_{SDL}$   | Status delay in overload conditions | $T_j > T_{TSD}$                         |               |               | 20            | $\mu s$    |
| $I_{lim}$   | Current limitation                  | $V_{CC} = 13V$<br>$5.5V < V_{CC} < 36V$ | 3.5           | 5             | 7.5<br>7.5    | A<br>A     |
| $V_{demag}$ | Turn-off output clamp voltage       | $I_{OUT} = 1A$ ; $L = 6mH$              | $V_{CC} - 41$ | $V_{CC} - 48$ | $V_{CC} - 55$ | V          |

**Note:** To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

## VND810PEP-E

## Electrical specifications

**Table 7.  $V_{CC}$  - output diode**

| Symbol | Parameter          | Test conditions                          | Min. | Typ. | Max. | Unit |
|--------|--------------------|--|------|------|------|------|
| $V_F$  | Forward on voltage | - $I_{OUT} = 0.5A$ ; $T_j = 150^\circ C$ |      |      | 0.6  | V    |

**Table 8. Switching ( $V_{CC} = 13V$ ;  $T_j = 25^\circ C$ )**

| Symbol                | Parameter              | Test conditions  | Min. | Typ. | Max. | Unit       |
|-----------------------|------------------------|--|------|------|------|------------|
| $t_{d(on)}$           | Turn-on delay time     | $R_L = 13\Omega$ from $V_{IN}$ rising edge to $V_{OUT} = 1.3V$ (see <a href="#">Figure 5</a> )   |      | 30   |      | $\mu s$    |
| $t_{d(off)}$          | Turn-off delay time    | $R_L = 13\Omega$ from $V_{IN}$ falling edge to $V_{OUT} = 11.7V$ (see <a href="#">Figure 5</a> ) |      | 30   |      | $\mu s$    |
| $dV_{OUT}/dt_{(on)}$  | Turn-on voltage slope  | $R_L = 13\Omega$ from $V_{OUT} = 1.3V$ to $V_{OUT} = 10.4V$ (see <a href="#">Figure 5</a> )      |      |      |      | V/ $\mu s$ |
| $dV_{OUT}/dt_{(off)}$ | Turn-off voltage slope | $R_L = 13\Omega$ from $V_{OUT} = 11.7V$ to $V_{OUT} = 1.3V$ (see <a href="#">Figure 5</a> )      |      |      |      | V/ $\mu s$ |

**Table 9. Logic inputs**

| Symbol        | Parameter                | Test conditions                   | Min. | Typ.         | Max. | Unit    |
|---------------|--------------------------|-----------------------------------|------|--------------|------|---------|
| $V_{IL}$      | Input low level          |                                   |      |              | 1.25 | V       |
| $I_{IL}$      | Low level input current  | $V_{IN} = 1.25V$                  | 1    |              |      | $\mu A$ |
| $V_{IH}$      | Input high level         |                                   | 3.25 |              |      | V       |
| $I_{IH}$      | High level input current | $V_{IN} = 3.25V$                  |      |              | 10   | $\mu A$ |
| $V_{I(hyst)}$ | Input hysteresis voltage |                                   | 0.5  |              |      | V       |
| $V_{ICL}$     | Input clamp voltage      | $I_{IN} = 1mA$<br>$I_{IN} = -1mA$ | 6    | 6.8<br>- 0.7 | 8    | V<br>V  |

**Table 10. Protections and diagnostics**

| Symbol      | Parameter                           | Test conditions                         | Min.          | Typ.          | Max.          | Unit       |
|-------------|-------------------------------------|---|---------------|---------------|---------------|------------|
| $T_{TSD}$   | Shutdown temperature                |   | 150           | 175           | 200           | $^\circ C$ |
| $T_R$       | Reset temperature                   |   | 135           |               |               | $^\circ C$ |
| $T_{hyst}$  | Thermal hysteresis                  |   | 7             | 15            |               | $^\circ C$ |
| $t_{SDL}$   | Status delay in overload conditions | $T_j > T_{TSD}$                         |               |               | 20            | $\mu s$    |
| $I_{lim}$   | Current limitation                  | $V_{CC} = 13V$<br>$5.5V < V_{CC} < 36V$ | 3.5           | 5             | 7.5<br>7.5    | A<br>A     |
| $V_{demag}$ | Turn-off output clamp voltage       | $I_{OUT} = 1A$ ; $L = 6mH$              | $V_{CC} - 41$ | $V_{CC} - 48$ | $V_{CC} - 55$ | V          |

## Electrical specifications

## VND810PEP-E


**Table 11. Status pin**

| Symbol      | Parameter                    | Test conditions                                     | Min. | Typ.         | Max. | Unit          |
|-------------|------------------------------|---|------|--------------|------|---------------|
| $V_{STAT}$  | Status low output voltage    | $I_{STAT} = 1.6\text{mA}$                           |      |              | 0.5  | V             |
| $I_{LSTAT}$ | Status leakage current       | Normal operation; $V_{STAT} = 5\text{V}$            |      |              | 10   | $\mu\text{A}$ |
| $C_{STAT}$  | Status pin input capacitance | Normal operation; $V_{STAT} = 5\text{V}$            |      |              | 100  | pF            |
| $V_{SCL}$   | Status clamp voltage         | $I_{STAT} = 1\text{mA}$<br>$I_{STAT} = -1\text{mA}$ | 6    | 6.8<br>- 0.7 | 8    | V<br>V        |

**Table 12. Open-load detection**

| Symbol         | Parameter                                       | Test conditions       | Min. | Typ. | Max. | Unit          |
|----------------|---|-----------------------|------|------|------|---------------|
| $I_{OL}$       | Open-load on-state detection threshold          | $V_{IN} = 5\text{V}$  | 20   | 40   | 80   | mA            |
| $t_{DOL(on)}$  | Open-load on-state detection delay              | $I_{OUT} = 0\text{A}$ |      |      | 200  | $\mu\text{s}$ |
| $V_{OL}$       | Open-load off-state voltage detection threshold | $V_{IN} = 0\text{V}$  | 1.5  | 2.5  | 3.5  | V             |
| $t_{DOL(off)}$ | Open-load detection delay at turn-off           |                       |      |      | 1000 | $\mu\text{s}$ |


**Figure 4. Status timings**



**VND810PEP-E**

**Electrical specifications**

**Figure 5. Switching characteristics**



**Table 13. Truth table**

| Conditions                | Input | Output | Status              |
|---------------------------|-------|--------|---------------------|
| Normal operation          | L     | L      | H                   |
|                           | H     | H      | H                   |
| Current limitation        | L     | L      | H                   |
|                           | H     | X      | $(T_j < T_{TSD})$ H |
|                           | H     | X      | $(T_j > T_{TSD})$ L |
| Overtemperature           | L     | L      | H                   |
|                           | H     | L      | L                   |
| Undervoltage              | L     | L      | X                   |
|                           | H     | L      | X                   |
| Overvoltage               | L     | L      | H                   |
|                           | H     | L      | H                   |
| Output voltage $> V_{OL}$ | L     | H      | L                   |
|                           | H     | H      | H                   |
| Output current $< I_{OL}$ | L     | L      | H                   |
|                           | H     | H      | L                   |

## Electrical specifications

## VND810PEP-E

**Table 14. Electrical transient requirements (part 1)**

| ISO T/R<br>7637/1<br>Test pulse | Test level |         |         |         |                      |
|---------------------------------|------------|---------|---------|---------|----------------------|
|                                 | I          | II      | III     | IV      | Delays and impedance |
| 1                               | - 25V      | - 50V   | - 75V   | - 100V  | 2ms, 10Ω             |
| 2                               | + 25V      | + 50V   | + 75V   | + 100V  | 0.2ms, 10Ω           |
| 3a                              | - 25V      | - 50V   | - 100V  | - 150V  | 0.1μs, 50Ω           |
| 3b                              | + 25V      | + 50V   | + 75V   | + 100V  | 0.1μs, 50Ω           |
| 4                               | - 4V       | - 5V    | - 6V    | - 7V    | 100ms, 0.01Ω         |
| 5                               | + 26.5V    | + 46.5V | + 66.5V | + 86.5V | 400ms, 2Ω            |

**Table 15. Electrical transient requirements (part 2)**

| ISO T/R<br>7637/1<br>Test pulse | Test level |    |     |    |
|---------------------------------|------------|----|-----|----|
|                                 | I          | II | III | IV |
| 1                               | C          | C  | C   | C  |
| 2                               | C          | C  | C   | C  |
| 3a                              | C          | C  | C   | C  |
| 3b                              | C          | C  | C   | C  |
| 4                               | C          | C  | C   | C  |
| 5                               | C          | E  | E   | E  |


**Table 16. Electrical transient requirements (part 3)**

| Class | Contents   |
|-------|--|
| C     | All functions of the device are performed as designed after exposure to disturbance.   |
| E     | One or more functions of the device is not performed as designed after exposure and cannot be returned to proper operation without replacing the device. |

**VND810PEP-E**


**Electrical specifications**

**Figure 6. Waveforms**



### 3 Application information

**Figure 7. Application schematic**



#### 3.1 GND protection network against reverse battery

This section provides two solutions for implementing a ground protection network against reverse battery.

##### 3.1.1 Solution 1: a resistor in the ground line ( $R_{GND}$ only)

This can be used with any type of load.

The following show how to dimension the  $R_{GND}$  resistor:

1.  $R_{GND} \leq 600\text{mV} / 2 (I_{S(on)max})$
2.  $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where  $-I_{GND}$  is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device decathlete.

Power dissipation in  $R_{GND}$  (when  $V_{CC} < 0$  during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)max}$  becomes the sum of the maximum on-state currents of the different devices.

## VND810PEP-E

## Application information

Please note that, if the microprocessor ground is not shared by the device ground, then the  $R_{GND}$  will produce a shift ( $I_{S(on)max} * R_{GND}$ ) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same  $R_{GND}$ .

If the calculated power dissipation requires the use of a large resistor, or several devices have to share the same resistor, then ST suggests using solution 2 below.

### 3.1.2 Solution 2: a diode ( $D_{GND}$ ) in the ground line

A resistor ( $R_{GND} = 1k\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device will be driving an inductive load. This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift ( $\pm 600mV$ ) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network. Series resistor in INPUT and STATUS lines are also required to prevent that, during battery voltage transient, the current exceeds the Absolute Maximum Rating. Safest configuration for unused INPUT and STATUS pin is to leave them unconnected.

## 3.2 Load dump protection

$D_{ld}$  is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the  $V_{CC}$  maximum DC rating. The same applies if the device is subject to transients on the  $V_{CC}$  line that are greater than those shown in the ISO T/R 7637/1 table.

## 3.3 MCU I/O protection

If a ground protection network is used and negative transients are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the microcontroller I/O pins from latching up.

The value of these resistors is a compromise between the leakage current of  $\mu C$  and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os:

$$-V_{CCpeak} / I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

### Example

For the following conditions:

$$V_{CCpeak} = -100V$$

$$I_{latchup} \geq 20mA$$

$$V_{OH\mu C} \geq 4.5V$$

$$5k\Omega \leq R_{prot} \leq 65k\Omega.$$

Recommended values are:

$$R_{prot} = 10k\Omega$$



## Application information

## VND810PEP-E

### 3.4 Open-load detection in off-state

Off-state open-load detection requires an external pull-up resistor ( $R_{PU}$ ) connected between OUTPUT pin and a positive supply voltage ( $V_{PU}$ ) like the +5V line used to supply the microprocessor.

The external resistor has to be selected according to the following requirements:


1) no false open-load indication when load is connected: in this case we have to avoid  $V_{OUT}$  to be higher than  $V_{OLmin}$ ; this results in the following condition

$$V_{OUT} = (V_{PU} / (R_L + R_{PU}))R_L < V_{OLmin}.$$

2) no misdetection when load is disconnected: in this case the  $V_{OUT}$  has to be higher than  $V_{OLmax}$ ; this results in the following condition  $R_{PU} < (V_{PU} - V_{OLmax}) / I_{L(off2)}$ .

Because  $I_{s(OFF)}$  may significantly increase if  $V_{out}$  is pulled high (up to several mA), the pull-up resistor  $R_{PU}$  should be connected to a supply that is switched OFF when the module is in standby.

**Figure 8. Open-load detection in off-state**




VND810PEP-E

Package and PC board thermal data

## 4 Package and PC board thermal data


### 4.1 PowerSSO-12 thermal data

Figure 9. PowerSSO-12 PC board



Note: Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB: Double layer, Thermal Vias, FR4 area= 78mm x 78mm, PCB thickness = 2mm, Cu thickness = 70 $\mu$ m (front and back side), Copper areas: from minimum pad lay-out to 8cm<sup>2</sup>).


Figure 10.  $R_{thj-amb}$  vs. PCB copper area in open box free air condition (one channel ON)



Package and PC board thermal data

VND810PEP-E

**Figure 11. PowerSSO-12 thermal impedance junction ambient single pulse (one channel ON)**




**Equation 1: pulse calculation formula**

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where  $\delta = t_p/T$

**Figure 12. Thermal fitting model of a double channel HSD in PowerSSO-12**



## VND810PEP-E

## Package and PC board thermal data

**Table 17. Thermal parameters**

| Area/island (cm <sup>2</sup> ) | Footprint | 8     |
|--------------------------------|-----------|-------|
| R1= R7 (°C/W)                  | 0.1       |       |
| R2= R3 = R8 (°C/W)             | 1.5       |       |
| R4 (°C/W)                      | 8         |       |
| R5 (°C/W)                      | 28        | 18    |
| R6 (°C/W)                      | 30        | 22    |
| C1 = C7 (W.s/°C)               | 0.0001    |       |
| C2 = C8 (W.s/°C)               | 0.0007    |       |
| C3 (W.s/°C)                    | 0.015     |       |
| C4 (W.s/°C)                    | 0.1       | 0.1   |
| C5 (W.s/°C)                    | 0.15      | 0.017 |
| C6 (W.s/°C)                    | 3         | 5     |

Package and packing information

VND810PEP-E


## 5 Package and packing information

### 5.1 ECOPACK® packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 5.2 Package mechanical data

Figure 13. PowerSSO-12 package dimensions



## VND810PEP-E

## Package and packing information

**Table 18. PowerSSO-12 mechanical data**


| Symbol | Millimeters |       |       |
|--------|-------------|-------|-------|
|        | Min         | Typ   | Max   |
| A      | 1.250       |       | 1.620 |
| A1     | 0.000       |       | 0.100 |
| A2     | 1.100       |       | 1.650 |
| B      | 0.230       |       | 0.410 |
| C      | 0.190       |       | 0.250 |
| D      | 4.800       |       | 5.000 |
| E      | 3.800       |       | 4.000 |
| e      |             | 0.800 |       |
| H      | 5.800       |       | 6.200 |
| h      | 0.250       |       | 0.500 |
| L      | 0.400       |       | 1.270 |
| k      | 0°          |       | 8°    |
| X      | 2.200       |       | 2.800 |
| Y      | 2.900       |       | 3.500 |
| ddd    |             |       | 0.100 |

## Package and packing information


## VND810PEP-E

### 5.3 Packing information

**Figure 14. PowerSSO-12 tube shipment (no suffix)**



**Figure 15. PowerSSO-12 tape and reel shipment (suffix "TR")**



## 6 Revision history

**Table 19. Document revision history**

| Date        | Revision | Changes   |
|-------------|----------|---|
| 18-Nov-2004 | 1        | Initial release.  |
| 03-Dec-2004 | 2        | Mechanical data updating.<br>PowerSSO-24 thermal charact. insertion<br>PC board copper area correction.   |
| 03-May-2006 | 3        | Thermal data correction.  |
| 03-Dec-2008 | 4        | Document reformatted and restructured.<br>Added list of contents, tables and figures.<br>Added <i>ECOPACK® packages</i> information.<br>Update <i>PowerSSO-12 mechanical data</i> . |
| 16-Nov-2011 | 5        | Document reformatted and restructured in the new Corporate template.  |
| 19-Sep-2013 | 6        | Updated Disclaimer.   |



---

**VND810PEP-E**

---

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)