

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor 74VHC138M

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



FAIRCHILD

SEMICONDUCTOR

74VHC138 3-to-8 Decoder/Demultiplexer

General Description

The VHC138 is an advanced high speed CMOS 3-to-8 decoder/demultiplexer fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

When the device is enabled, 3 binary select inputs (A₀, A₁ and A₂) determine which one of the outputs ($\overline{O}_0-\overline{O}_7$) will go LOW. When enable input E₃ is held LOW or either \overline{E}_1 or \overline{E}_2 is held HIGH, decoding function is inhibited and all outputs go HIGH. E₃, \overline{E}_1 and \overline{E}_2 inputs are provided to ease cascade connection and for use as an address decoder for memory systems. An input protection circuit ensures that

0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

November 1992

Revised April 1999


Features

- High Speed: t_{PD} = 5.7ns (typ) at T_A = 25°C
- Low power dissipation: $I_{CC} = 4 \mu A$ (max.) at $T_A = 25^{\circ}C$
- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (min.)
- Power down protection provided on all inputs
- Pin and function compatible with 74HC138

Ordering Code:

Order Number	Package Number	Package Description
74VHC138M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC138SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC138MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC138N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.



Connection Diagram

	Diagram		
$\begin{array}{c} A_0 \\ A_1 \\ A_2 \\ \overline{E}_1 \\ \overline{E}_2 \end{array}$	1 2 3 4 5	16 15 14 13 12	$ \begin{array}{c} - v_{cc} \\ - \overline{o}_0 \\ - \overline{o}_1 \\ - \overline{o}_2 \\ - \overline{o}_3 \end{array} $
E ₃ — 07 —	6 7	11 10	— ō₄ — ō₅
GND —	8	9	— 0 ₆

Pin Descriptions

Pin Names	Description
A ₀ -A ₂	Address Inputs
$\overline{E}_1 - \overline{E}_2$	Enable Inputs
E ₃	Enable Input
$\overline{O}_0 - \overline{O}_7$	Outputs

© 1999 Fairchild Semiconductor Corporation DS011537.prf



74VHC138

Truth Table														
			Inp	uts				Outputs						
	Ē ₁	E ₂	E ₃	A ₀	A ₁	A ₂	O ₀	01	02	03	04	05	06	07
	Н	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
	Х	н	х	х	х	х	н	н	Н	н	н	н	н	н
	Х	Х	L	х	х	х	н	н	Н	н	н	н	н	н
	L	L	Н	L	L	L	L	н	н	Н	н	н	Н	Н
	L	L	н	н	L	L	н	L	Н	н	н	н	н	н
	L	L	н	L	н	L	н	н	L	н	н	н	н	н
	L	L	н	н	н	L	н	н	Н	L	н	н	н	н
	L	L	н	L	L	н	н	н	н	н	L	н	н	н
	L	L	н	н	L	н	н	н	н	н	н	L	н	н
	L	L	н	L	н	н	н	н	н	н	н	н	L	н
	L	L	н	н	н	н	н	н	н	н	н	н	н	L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial



Distributor of Fairchild Semiconductor: Excellent Integrated System Limited Datasheet of 74VHC138M - IC DECODER/DEMUX 3-TO-8 16-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	
DC Input Voltage (V _{IN})	
DC Output Voltage (V _{OUT})	-0.5
Input Diode Current (I _{IK})	
Output Diode Current (I _{OK})	
DC Output Current (I _{OUT})	
DC V _{CC} /GND Current (I _{CC})	
Storage Temperature (T _{STG})	
Lead Temperature (TL)	
(Soldering, 10 seconds)	

$\begin{array}{c} -0.5 \text{V to } +7.0 \text{V} \\ -0.5 \text{V to } +7.0 \text{V} \\ -0.5 \text{V to } \text{V}_{\text{CC}} + 0.5 \text{V} \\ -20 \text{ mA} \\ \pm 20 \text{ mA} \\ \pm 25 \text{ mA} \\ \pm 75 \text{ mA} \\ -65^{\circ} \text{C to } +150^{\circ} \text{C} \\ 260^{\circ} \text{C} \end{array}$

Recommended Operating Conditions (Note 2)

Supply Voltage (V _{CC})	2.0V to +5.5V
Input Voltage (V _{IN})	0V to +5.5V
Output Voltage (V _{OUT})	0V to V _{CC}
Operating Temperature (T _{OPR})	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t_r, t_f)	
$V_{CC}=3.3V\pm0.3V$	0 ~ 100 ns/V
$V_{CC}=5.0V\pm0.5V$	0 ~ 20 ns/V
Note 1: Absolute Maximum Ratings are values	beyond which the device

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Vcc	$T_A = 25^{\circ}C$			T _A = -40°	C to +85°C	Units	Conditions	
		(V)	Min	Тур	Max	Min	Max	onits	001	
V _{IH}	HIGH Level Input Voltage	2.0	1.50			1.50		V		
		3.0 - 5.5	0.7 V _{CC}			0.7 V _{CC}		v		
VIL	LOW Level Input Voltage	2.0			0.50		0.50	V		
		3.0 - 5.5			0.3 V _{CC}		0.3 V _{CC}	v		
V _{OH}	HIGH Level Output Voltage	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \ \mu A$
		3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		v		I _{OH} = -8 mA
V _{OL}	LOW Level Output Voltage	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \ \mu A$
		3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		$I_{OL} = 4 \text{ mA}$
		4.5			0.36		0.44	v		I _{OL} = 8 mA
I _{IN}	Input Leakage Current	0 - 5.5			±0.1		±1.0	μA	V _{IN} = 5.5V	or GND
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μΑ	$V_{IN} = V_{CC}$	or GND


74VHC138



Symbol	Parameter	V _{CC}		$T_A = 25^{\circ}C$		$T_A = -40^\circ$	C to +85°C	Units	Conditions
Symbol	Parameter	(V)	Min	Тур	Max	Min	Max		
t _{PLH}	Propagation Delay	$\textbf{3.3}\pm\textbf{0.3}$		8.2	11.4	1.0	13.5	ns	C _L = 15 pF
t _{PHL}	A_n to \overline{O}_n			10.0	15.8	1.0	18.0		$C_L = 50 \text{ pF}$
		5.0 ± 0.5		5.7	8.1	1.0	9.5	ns	C _L = 15 pF
				7.2	10.1	1.0	11.5	115	$C_L = 50 \text{ pF}$
t _{PLH}	Propagation Delay	$\textbf{3.3}\pm\textbf{0.3}$		8.1	12.8	1.0	15.0		C _L = 15 pF
t _{PHL}	E_3 to \overline{O}_n			10.6	16.3	1.0	18.5	ns	$C_L = 50 \text{ pF}$
		5.0 ± 0.5		5.6	8.1	1.0	9.5	ns	C _L = 15 pF
		-		7.1	10.1	1.0	11.5	ns	$C_L = 50 \text{ pF}$
t _{PLH}	Propagation Delay	$\textbf{3.3}\pm\textbf{0.3}$		8.2	11.4	1.0	13.5		C _L = 15 pF
t _{PHL}	\overline{E}_1 or \overline{E}_2 to \overline{O}_n			10.7	14.9	1.0	17.0	ns	$C_L = 50 \text{ pF}$
		5.0 ± 0.5		5.8	8.1	1.0	9.5	ns	C _L = 15 pF
				7.3	10.1	1.0	11.5	115	$C_L = 50 \text{ pF}$
CIN	Input Capacitance			4	10		10	pF	V _{CC} = Open


Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{IN} + I_{CC}$.






5









Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.