

## Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Fairchild Semiconductor](#)  
[CD4029BCN](#)

For any questions, you can email us directly:

[sales@integrated-circuit.com](mailto:sales@integrated-circuit.com)



October 1987  
Revised January 2004

## CD4029BC Presetable Binary/Decade Up/Down Counter

### General Description

The CD4029BC is a presetable up/down counter which counts in either binary or decade mode depending on the voltage level applied at binary/decade input. When binary/decade is at logical "1", the counter counts in binary, otherwise it counts in decade. Similarly, the counter counts up when the up/down input is at logical "1" and vice versa.

A logical "1" preset enable signal allows information at the "jam" inputs to preset the counter to any state asynchronously with the clock. The counter is advanced one count at the positive-going edge of the clock if the carry in and preset enable inputs are at logical "0". Advancement is inhibited when either or both of these two inputs is at logical "1". The carry out signal is normally at logical "1" state and goes to logical "0" state when the counter reaches its maximum count in the "up" mode or the minimum count in the "down" mode provided the carry input is at logical "0" state.

All inputs are protected against static discharge by diode clamps to both  $V_{DD}$  and  $V_{SS}$ .


### Features

- Wide supply voltage range: 3V to 15V
- High noise immunity:  $0.45 V_{DD}$  (typ.)
- Low power TTL compatibility: fan out of 2 driving 74L or 1 driving 74LS
- Parallel jam inputs
- Binary or BCD decade up/down counting

### Ordering Code:


Order Number	Package Number	Package Description
CD4029BCWM	M16B	16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
CD4029BCSJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4029BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

### Connection Diagram



CD4029BC

**Logic Diagram**



<b>Absolute Maximum Ratings</b> (Note 1)		<b>Recommended Operating Conditions</b> (Note 2)	
(Note 2)			
DC Supply Voltage ( $V_{DD}$ )	-0.5V to +18 $V_{DC}$	DC Supply Voltage ( $V_{DD}$ )	3V to 15 $V_{DC}$
Input Voltage ( $V_{IN}$ )	-0.5V to $V_{DD} + 0.5 V_{DC}$	Input Voltage ( $V_{IN}$ )	0V to $V_{DD} V_{DC}$
Storage Temperature Range ( $T_S$ )	-65°C to +150°C	Operating Temperature Range ( $T_A$ )	-55°C to +125°C
Power Dissipation ( $P_D$ )			
Dual-In-Line	700 mW		
Small Outline	500 mW		
Lead Temperature ( $T_L$ )			
(Soldering, 10 seconds)	260°C		

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

**Note 2:**  $V_{SS} = 0V$  unless otherwise specified.


**DC Electrical Characteristics** (Note 2)

Symbol	Parameter	Conditions	-55°C		+25°C			+125°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
$I_{DD}$	Quiescent Device Current	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		5 10 20			5 10 20		150 300 600	$\mu A$
$V_{OL}$	LOW Level Output Voltage	$ I_{OL}  < 1 \mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V
$V_{OH}$	HIGH Level Output Voltage	$ I_{OH}  < 1 \mu A$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		V
$V_{IL}$	LOW Level Input Voltage	$V_{DD} = 5V, V_O = 0.5V$ or 4.5V $V_{DD} = 10V, V_O = 1V$ or 9V $V_{DD} = 15V, V_O = 1.5V$ or 13.5V		1.5 3.0 4.0			1.5 3.0 4.0		1.5 3.0 4.0	V
$V_{IH}$	HIGH Level Input Voltage	$V_{DD} = 5V, V_O = 0.5V$ or 4.5V $V_{DD} = 10V, V_O = 1V$ or 9V $V_{DD} = 15V, V_O = 1.5V$ or 13.5V	3.5 7.0 11.0		3.5 7.0 11.0			3.5 7.0 11.0		V
$I_{OL}$	LOW Level Output Current (Note 3)	$V_{DD} = 5V, V_O = 0.4V$ $V_{DD} = 10V, V_O = 0.5V$ $V_{DD} = 15V, V_O = 1.5V$	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mA
$I_{OH}$	HIGH Level Output Current (Note 3)	$V_{DD} = 5V, V_O = 4.6V$ $V_{DD} = 10V, V_O = 9.5V$ $V_{DD} = 15V, V_O = 13.5V$	-0.64 -1.6 -4.2		-0.51 -1.3 -3.4	-0.88 -2.25 -8.8		-0.36 -0.9 -2.4		mA
$I_{IN}$	Input Current	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		-0.1 0.1		$-10^{-5}$ $10^{-5}$	-0.1 0.1		-1.0 1.0	$\mu A$

**Note 3:**  $I_{OH}$  and  $I_{OL}$  are tested one output at a time.


CD4029BC

AC Electrical Characteristics (Note 4)						
T <sub>A</sub> = 25°C, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 200k, Input t <sub>rCL</sub> = t <sub>fCL</sub> = 20 ns, unless otherwise specified						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>CLOCKED OPERATION</b>						
t <sub>PHL</sub> or t <sub>PLH</sub>	Propagation Delay Time to Q Outputs	V <sub>DD</sub> = 5V		200	400	ns
		V <sub>DD</sub> = 10V		85	170	
		V <sub>DD</sub> = 15V		70	140	
t <sub>PHL</sub> or t <sub>PLH</sub>	Propagation Delay Time to Carry Output	V <sub>DD</sub> = 5V		320	640	ns
		V <sub>DD</sub> = 10V		135	270	
		V <sub>DD</sub> = 15V		110	220	
t <sub>PHL</sub> or t <sub>PLH</sub>	Propagation Delay Time to Carry Output	C <sub>L</sub> = 15 pF				ns
		V <sub>DD</sub> = 5V		285	570	
		V <sub>DD</sub> = 10V		120	240	
t <sub>PHL</sub> or t <sub>PLH</sub>	Propagation Delay Time to Carry Output	V <sub>DD</sub> = 15V		95	190	ns
		V <sub>DD</sub> = 5V		100	200	
		V <sub>DD</sub> = 10V		50	100	
t <sub>THL</sub> or t <sub>TLH</sub>	Transition Time/Q or Carry Output	V <sub>DD</sub> = 5V		40	80	ns
		V <sub>DD</sub> = 10V		50	100	
		V <sub>DD</sub> = 15V		40	80	
t <sub>WH</sub> or t <sub>WL</sub>	Minimum Clock Pulse Width	V <sub>DD</sub> = 5V		160	320	ns
		V <sub>DD</sub> = 10V		70	135	
		V <sub>DD</sub> = 15V		55	110	
t <sub>rCL</sub> or t <sub>fCL</sub>	Maximum Clock Rise and Fall Time	V <sub>DD</sub> = 5V	15			μs
		V <sub>DD</sub> = 10V	10			
		V <sub>DD</sub> = 15V	5			
t <sub>SU</sub>	Minimum Set-Up Time	V <sub>DD</sub> = 5V		180	360	ns
		V <sub>DD</sub> = 10V		70	140	
		V <sub>DD</sub> = 15V		55	110	
f <sub>CL</sub>	Maximum Clock Frequency	V <sub>DD</sub> = 5V	1.5	3.1		MHz
		V <sub>DD</sub> = 10V	3.7	7.4		
		V <sub>DD</sub> = 15V	4.5	9		
C <sub>IN</sub>	Average Input Capacitance	Any Input		5	7.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance	Per Package (Note 5)		65		pF
<b>PRESET ENABLE OPERATION</b>						
t <sub>PHL</sub> or t <sub>PLH</sub>	Propagation Delay Time to Q output	V <sub>DD</sub> = 5V		285	570	ns
		V <sub>DD</sub> = 10V		115	230	
		V <sub>DD</sub> = 15V		95	195	
t <sub>PHL</sub> or t <sub>PLH</sub>	Propagation Delay Time to Carry Output	V <sub>DD</sub> = 5V		400	800	ns
		V <sub>DD</sub> = 10V		165	330	
		V <sub>DD</sub> = 15V		135	260	
t <sub>WH</sub>	Minimum Preset Enable Pulse Width	V <sub>DD</sub> = 5V		80	160	ns
		V <sub>DD</sub> = 10V		30	60	
		V <sub>DD</sub> = 15V		25	50	
t <sub>REM</sub>	Minimum Preset Enable Removal Time	V <sub>DD</sub> = 5V		150	300	ns
		V <sub>DD</sub> = 10V		60	120	
		V <sub>DD</sub> = 15V		50	100	
<b>CARRY INPUT OPERATION</b>						
t <sub>PHL</sub> or t <sub>PLH</sub>	Propagation Delay Time to Carry Output	V <sub>DD</sub> = 5V		265	530	ns
		V <sub>DD</sub> = 10V		110	220	
		V <sub>DD</sub> = 15V		90	180	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Time to Carry Output	C <sub>L</sub> = 15 pF				ns
		V <sub>DD</sub> = 5V		200	400	
		V <sub>DD</sub> = 10V		85	170	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Time to Carry Output	V <sub>DD</sub> = 15V		70	140	ns
		V <sub>DD</sub> = 5V		200	400	
		V <sub>DD</sub> = 10V		85	170	
<p><b>Note 4:</b> *AC Parameters are guaranteed by DC correlated testing.</p> <p><b>Note 5:</b> C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation, see 74C Family Characteristics application note, AN-90.</p>						





CD4029BC

**Switching Time Waveforms**




**Cascading Packages**



Carry out lines at the 2nd or later stages may have a negative-going spike due to differential internal delays. These spikes do not affect counter operation, but if the carry out is used to trigger external circuitry the carry out should be gated with the clock.

**Physical Dimensions** inches (millimeters) unless otherwise noted






**16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M16B**



CD4029BC

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)




DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M16DRevB1



**16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
Package Number M16D**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)

**16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide  
Package Number N16E**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)