

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Integrated Device Technology (IDT) ICS663M

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>





# ICS663 PLL BUILDING BLOCK

# Description


The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled Oscillator (VCO) and an output buffer. Through the use of external reference and VCO dividers (implemented with the ICS674-01, for example), the user can easily configure the device to lock to a wide variety of input frequencies.

The phase detector and VCO functions of the device can also be used independently. This enables the configuration of other PLL circuits. For example, the ICS663 phase detector can be used to control a VCXO circuit such as the MK3754.

For applications requiring Power Down or Output Enable features, please refer to the ICS673-01.

#### Features

- Packaged in 8-pin SOIC
- Output clock range 1 MHz to 100 MHz (3.3 V), 1 MHz to 120 MHz (5 V)
- External PLL loop filter enables configuration for a wide range of input frequencies
- Ability to accept an input clock in the kHz range (video Hsync, for example)
- 25 mA output drive capability at TTL levels
- Lower power CMOS process
- +3.3 V ±5% or +5 V ±10% operating voltage
- Used along with the ICS674-01, forms a complete PLL circuit
- Phase detector and VCO blocks can be used independently for other PLL configurations
- Industrial temperature version available
- For better jitter performance, use the MK1575



# **Block Diagram**

#### MDS 663 D


1





## ICS663 PLL BUILDING BLOCK

# Pin Assignment



#### VCO Post Divide Select Table

SEL	VCO Post Divide
0	8
1	2

0 = connect pin directly to ground 1 = connect pin directly to VDD

# **Pin Descriptions**

Pin Number	Pin Name	Pin Type	Pin Description
1	FBIN	Input	Feedback clock input. Connect the output of the feedback divider to this pin. Falling edge triggered.
2	VDD	Power	VDD. Connect to +3.3 V or +5 V.
3	GND	Power	Connect to ground.
4	LF	Input	Loop filter connection (refer to Figure 1 on Page 5). When using the phase detector block only, this pin serves as the charge pump output. When using the VCO block only, this pin serves as VCO input control voltage.
5	LFR	Input	Loop filter return (refer to Figure 1 on Page 5).
6	SEL	Input	Select pin for VCO post divide, as per above table.
7	CLK	Output	Clock output.
8	REFIN	Input	Reference clock input. Connect the input clock to this pin. Falling edge triggered.

MDS 663 D





ICS663 PLL BUILDING BLOCK

## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the ICS663. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7V
All Inputs and Outputs	-0.5V to VDD+0.5V
Ambient Operating Temperature	0 to +70°C
Industrial Temperature	-40 to +85°C
Storage Temperature	-65 to +150°C
Soldering Temperature	260°C

#### **Recommended Operation Conditions**

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	+3.13		+5.5	V

### **DC Electrical Characteristics**

VDD=3.3 V ±5% or 5.0 V ±10%, Ambient temperature -40 to +85°C, unless stated otherwise
--

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.13		5.5	V
Logic Input High Voltage	V <sub>IH</sub>	REFIN, FBIN, SEL	2			V
Logic Input Low Voltage	V <sub>IL</sub>	REFIN, FBIN, SEL			0.8	V
LF Input Voltage Range	VI		0		VDD	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -25 mA	2.4			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 25 mA			0.4	V
Output High Voltage, CMOS level	V <sub>OH</sub>	I <sub>OH</sub> = -8 mA	VDD-0.4			
Operating Supply Current	IDD	VDD = 5.0 V, No load, 40 MHz		15		mA
Short Circuit Current	I <sub>OS</sub>	CLK		±100		mA
Input Capacitance	Cl	SEL		5		pF

MDS 663 D

Revision 062904





## ICS663 PLL BUILDING BLOCK

# **AC Electrical Characteristics**

VDD = 3.3 V ±5%.	. Ambient Temperatu	re -40 to +85° C.	unless stated otherwise
1 = 0.01 = 0.070	, and one i omportata		

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Output Clock Frequency	f <sub>CLK</sub>	SEL = 1	1		100	MHz
(from pin CLK)		SEL = 0	0.25		25	MHz
Input Clock Frequency (into pins REFIN or FBIN)	f <sub>REF</sub>		Note 1		8	MHz
Output Rise Time	t <sub>OR</sub>	0.8 to 2.0V		1.2	2	ns
Output Fall Time	t <sub>OF</sub>	2.0 to 0.8V		0.75	1.5	ns
Output Clock Duty Cycle	t <sub>DC</sub>	At VDD/2	40	50	60	%
Jitter, Absolute peak-to-peak	tj			250		ps
VCO Gain	K <sub>O</sub>			200		MHz/V
Charge Pump Current	I <sub>cp</sub>			2.5		μA

VDD = 5.0 V ±10%, Ambient Temperature -40 to +85° C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Output Clock Frequency	f <sub>CLK</sub>	SEL = 1	1		120	MHz
(from pin CLK)		SEL = 0	0.25		30	MHz
Input Clock Frequency (into pins REFIN or FBIN)	f <sub>REF</sub>		Note 1		8	MHz
Output Rise Time	t <sub>OR</sub>	0.8 to 2.0 V		0.5	1	ns
Output Fall Time	t <sub>OF</sub>	2.0 to 0.8 V		0.5	1	ns
Output Clock Duty Cycle	t <sub>DC</sub>	At VDD/2	45	50	55	%
Jitter, Absolute peak-to-peak	tj			150		ps
VCO Gain	Ko			200		MHz/V
Charge Pump Current	I <sub>cp</sub>			2.5		μA

Note 1: Minimum input frequency is limited by loop filter design. 1 kHz is a practical minimum limit.

### **Thermal Characteristics**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{JA}$	Still air		150		°C/W
Ambient	$\theta_{JA}$	1 m/s air flow		140		°C/W
	$\theta_{JA}$	3 m/s air flow		120		°C/W
Thermal Resistance Junction to Case	$\theta_{JC}$			40		°C/W

MDS 663 D





ICS663 PLL BUILDING BLOCK

# **External Components**

The ICS663 requires a minimum number of external components for proper operation. A decoupling capacitor of  $0.01 \mu F$  should be connected between VDD and GND as close to the ICS663 as possible. A series termination resistor of  $33\Omega$  may be used at the clock output.

Special considerations must be made in choosing loop components  $C_1$  and  $C_2$ :

1) The loop capacitors should be a low-leakage type to avoid leakage-induced phase noise. For this reason, DO NOT use any type of polarized or electrolytic capacitors.

2) Microphonics (mechanical board vibration) can also induce output phase noise when the loop bandwidth is less than 1 kHz. For this reason, ceramic capacitors should have COG or NP0 dielectric. Avoid high-K dielectrics like Z5U and X7R. These and some other ceramics have piezoelectric properties that convert mechanical vibration into voltage noise that interferes with VCXO operation.

For larger loop capacitor values such as  $0.1\mu F$  or  $1\mu F$ , PPS film types made by Panasonic, or metal poly types made by Murata or Cornell Dubilier are recommended.

For questions or changes regarding loop filter characteristics, please contact your sales area FAE, or ICS Applications.

# **Avoiding PLL Lockup**


In some applications, the ICS663 can "lock up" at the maximum VCO frequency. The way to avoid this problem is to use an external divider that always operates correctly regardless of the CLK output frequency. The CLK output frequency may be up to 2x the maximum Output Clock Frequency listed in the AC Electrical Characteristics above when the device is in an unlocked condition. Make sure that the external divider can operate up to this frequency.

# **Explanation of Operation**

The ICS663 is a PLL building block circuit that includes an integrated VCO with a wide operating range. The device uses external PLL loop filter components which through proper configuration allow for low input clock reference frequencies, such as a 15.7 kHz Hsync input.

The phase/frequency detector compares the falling edges of the clocks inputted to FBIN and REFIN. It then generates an error signal to the charge pump, which produces a charge proportional to this error. The external loop filter integrates this charge, producing a voltage that then controls the frequency of the VCO. This process continues until the edges of FBIN are aligned with the edges of the REFIN clock, at which point the output frequency will be locked to the input frequency.

#### Figure 1. Example Configuration -- Generating a 20 MHz clock from a 200 kHz reference







#### ICS663 PLL BUILDING BLOCK

#### **Determining the Loop Filter Values**

The loop filter components consist of  $C_1$ ,  $C_2$ , and  $R_Z$ . Calculating these values is best illustrated by an example. Using the example in Figure 1, we can synthesize 20 MHz from a 200 kHz input.

The phase locked loop may be approximately described by the following equations:

Bandwidth = 
$$\frac{(R_Z \cdot K_O \cdot I_{CP})}{2\pi \cdot N}$$

Damping factor, 
$$\zeta = \frac{R_Z}{2} \sqrt{\frac{K_O \cdot I_{CP} \cdot C_1}{N}}$$

where:

As a general rule, the bandwidth should be at least 20 times less than the reference frequency, i.e.,

 $BW \leq (REFIN)/20$ 

In this example, using the above equation, bandwidth should be less than or equal to 10 kHz. By setting the bandwith to 10kHz and using the first equation,  $R_Z$  can be determined since all other variables are known. In the example of Figure 1, N = 200, comprising the divide by 2 on the chip (VCO post divider) and the external divide by 100. Therefore, the bandwidth equation becomes:

$$10,000 = \frac{R_Z \cdot 200 \cdot 2.5}{2\pi \cdot 200}$$

and  $R_Z = 25 \ k\Omega$ 

Choosing a damping factor of 0.7 (a minimal damping factor than can be used to ensure fast lock time), damping factor equation becomes:

$$0.7 = \frac{25,000}{2} \sqrt{\frac{200 \cdot 2.5 \cdot C_1}{200}}$$

and  $C_1 = 1.25 \text{ nF}$  (1.2 nF is the nearest standard value).

The capacitor  $C_2$  is used to damp transients from the charge pump and should be approximately 1/20th the size of  $C_1$ , i.e.,

$$C_2 \cong C_1/20$$

Therefore,  $C_2 = 60 \text{ pF}$  (56 pF nearest standard value).

To summarize, the loop filter components are:

$$C_1 = 1.2 \text{ nf}$$
  
 $C_2 = 56 \text{ pf}$   
 $R_z = 25 \text{ k}\Omega$ 






ICS663 PLL BUILDING BLOCK

#### Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Narrow Body)

Package dimensions are kept current with JEDEC Publication No. 95



# **Ordering Information**

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
ICS663M	ICS663M	Tubes	8-pin SOIC	0 to +70° C
ICS663MT	ICS663M	Tape and Reel	8-pin SOIC	0 to +70° C
ICS663MI	ICS663MI	Tubes	8-pin SOIC	-40 to +85° C
ICS663MIT	ICS663MI	Tape and Reel	8-pin SOIC	-40 to +85° C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

MDS 663 D