

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Fairchild Semiconductor](#)
[100307QC](#)

For any questions, you can email us directly:

sales@integrated-circuit.com



August 1989
 Revised August 2000

100307

Low Power Quint Exclusive OR/NOR Gate

General Description

The 100307 is monolithic quint exclusive-OR/NOR gate. The Function output is the wire-OR of all five exclusive-OR outputs. All inputs have 50 kΩ pull-down resistors.

Features


- Low Power Operation
- 2000V ESD protection
- Pin/function compatible with 100107
- Voltage compensated operating range = -4.2V to -5.7V
- Available to industrial grade temperature range (PLCC package only)

Ordering Code:



Order Number	Package Number	Package Description
1000307PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
1000307QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
1000307QI	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (-40°C to +85°C)

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagrams



Pin Descriptions

Pin Names	Description
D _{1a} -D _{1e}	Data Inputs
F	Function Output
O _a -O _e	Data Outputs
O _a -O _e	Complementary Data Outputs

Logic Equation

$$F = (D_{1a} \oplus D_{2a}) + (D_{1b} \oplus D_{2b}) + (D_{1c} \oplus D_{2c}) + (D_{1d} \oplus D_{2d}) + (D_{1e} \oplus D_{2e})$$

100307

Absolute Maximum Ratings (Note 1)

Storage Temperature (T _{STG})	-65°C to +150°C
Maximum Junction Temperature (T _J)	+150°C
V _{EE} Pin Potential to Ground Pin	-7.0V to +0.5V
Input Voltage (DC)	V _{EE} to +0.5V
Output Current (DC Output HIGH)	-50 mA
ESD (Note 2)	≥2000V

Recommended Operating Conditions

Case Temperature (T _C)	Commercial	0°C to +85°C
	Industrial	-40°C to +85°C
Supply Voltage (V _{EE})		-5.7V to -4.2V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Commercial Version

DC Electrical Characteristics (Note 3)

V_{EE} = -4.2V to -5.7V, V_{CC} = V_{CCA} = GND, T_C = 0°C to +85°C

Symbol	Parameter	Min	Typ	Max	Units	Conditions
V _{OH}	Output HIGH Voltage	-1025	-955	-870	mV	V _{IN} = V _{IH} (Max) Loading with 50Ω to -2.0V
V _{OL}	Output LOW Voltage	-1830	-1705	-1620	mV	or V _{IL} (Min)
V _{OHC}	Output HIGH Voltage	-1035			mV	V _{IN} = V _{IH} (Min) Loading with 50Ω to -2.0V
V _{OLC}	Output LOW Voltage			-1610	mV	or V _{IL} (Max)
V _{IH}	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal for All Inputs
V _{IL}	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for All Inputs
I _{IL}	Input LOW Current	0.50			μA	V _{IN} = V _{IL} (Min)
I _{IH}	Input HIGH Current			250 350	μA	V _{IN} = V _{IH} (Max)
I _{EE}	Power Supply Current	-69	-43	-30	mA	Inputs Open

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

DIP AC Electrical Characteristics

V_{EE} = -4.2V to -5.7V, V_{CC} = V_{CCA} = GND

Symbol	Parameter	T _C = 0°C		T _C = +25°C		T _C = +85°C		Units	Conditions
		Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	0.55	1.90	0.55	1.80	0.55	1.90	ns	Figures 1, 2
t _{PHL}	D _{2a} -D _{2e} to O, \bar{O}								
t _{PLH}	Propagation Delay	0.55	1.70	0.55	1.60	0.55	1.70	ns	
t _{PHL}	D _{1a} -D _{1e} to O, \bar{O}								
t _{PLH}	Propagation Delay	1.15	2.75	1.15	2.75	1.15	3.00	ns	
t _{PHL}	Data to F								
t _{TLH}	Transition Time	0.35	1.20	0.35	1.20	0.35	1.20	ns	
t _{THL}	20% to 80%, 80% to 20%								

Commercial Version (Continued)									
PLCC AC Electrical Characteristics									
$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$									
Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
t_{PLH}	Propagation Delay	0.55	1.70	0.55	1.60	0.55	1.70	ns	Figures 1, 2
t_{PHL}	$D_{2a}-D_{2e}$ to O, \bar{O}								
t_{PLH}	Propagation Delay	0.55	1.50	0.55	1.40	0.55	1.50	ns	
t_{PHL}	$D_{1a}-D_{1e}$ to O, \bar{O}								
t_{PLH}	Propagation Delay	1.15	2.55	1.15	2.55	1.15	2.80	ns	
t_{PHL}	Data to F								
t_{TLH}	Transition Time	0.35	1.10	0.35	1.10	0.35	1.10	ns	
t_{THL}	20% to 80%, 80% to 20%								


Industrial Version									
PLCC DC Electrical Characteristics (Note 4)									
$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$, $T_C = -40^\circ C$ to $+85^\circ C$									
Symbol	Parameter	$T_C = -40^\circ C$		$T_C = 0^\circ C$ to $+85^\circ C$		Units	Conditions		
		Min	Max	Min	Max				
V_{OH}	Output HIGH Voltage	-1085	-870	-1025	-870	mV	$V_{IN} = V_{IH(Max)}$	Loading with	
V_{OL}	Output LOW Voltage	-1830	-1575	-1830	-1620	mV	or $V_{IL(Min)}$	50Ω to -2.0V	
V_{OHC}	Output HIGH Voltage	-1095		-1035		mV	$V_{IN} = V_{IH(Min)}$	Loading with	
V_{OLC}	Output LOW Voltage		-1565		-1610	mV	or $V_{IL(Max)}$	50Ω to -2.0V	
V_{IH}	Input HIGH Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal for All Inputs		
V_{IL}	Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal for All Inputs		
I_{IL}	Input LOW Current	0.50		0.50		μA	$V_{IN} = V_{IL(Min)}$		
I_{IH}	Input HIGH Current					μA	$V_{IN} = V_{IH(Max)}$		
			250		250				
			350		350				
I_{EE}	Power Supply Current	-69	-30	-69	-30	mA	Inputs Open		

Note 4: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

PLCC AC Electrical Characteristics									
$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$									
Symbol	Parameter	$T_C = -40^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
t_{PLH}	Propagation Delay	0.45	1.70	0.55	1.60	0.55	1.70	ns	Figures 1, 2
t_{PHL}	$D_{2a}-D_{2e}$ to O, \bar{O}								
t_{PLH}	Propagation Delay	0.45	1.50	0.55	1.40	0.55	1.50	ns	
t_{PHL}	$D_{1a}-D_{1e}$ to O, \bar{O}								
t_{PLH}	Propagation Delay	1.05	2.55	1.15	2.55	1.15	2.80	ns	
t_{PHL}	Data to F								
t_{TLH}	Transition Time	0.35	1.10	0.35	1.10	0.35	1.10	ns	
t_{THL}	20% to 80%, 80% to 20%								

100307

Test Circuitry



Notes:

- $V_{CC}, V_{CCA} = +2V, V_{EE} = -2.5V$
- L1 and L2 = equal length 50Ω impedance lines
- $R_T = 50\Omega$ terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50Ω to GND
- C_L = Fixture and stray capacitance ≤ 3 pF

FIGURE 1. AC Test Circuit

Switching Waveforms





FIGURE 2. Propagation Delay and Transition Times

100307

Physical Dimensions inches (millimeters) unless otherwise noted



**24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
 Package Number N24E**

100307 Low Power Quint Exclusive OR/NOR Gate

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.450 ^{+0.006}/_{-0.000}
[11.43] ^{+0.15}/_{-0.00}

PIN #1 IDENT

4 1 26

5 25

11 19

12 18

0.050 TYP
[1.27]

0.300 TYP
[7.62]

45° X 0.045
[1.14]

0.029±0.003 TYP
[0.74±0.08]

45° X 0.045
[1.14]

0.017±0.004 TYP
[0.43±0.10]

0.410±0.020 TYP
[10.41±0.51]

SEATING PLANE

0.020 MIN TYP
[0.51]

0.105±0.015 TYP
[2.67±0.38]

0.165-0.180 TYP
[4.19-4.57]

0.490±0.005 TYP
[12.45±0.13]

0.004 [0.10]

V28A (REV K)

28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com