

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor NDS8410A

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>





SEMICONDUCTOR

# **NDS8410A**


## Single 30V N-Channel PowerTrench<sup>0</sup> MOSFET


#### **General Description**

This N-Channel MOSFET are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low inline power loss, and resistance to transients are needed.

### Features

- 10.8 A, 30 V  $R_{DS(ON)} = 12 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$  $R_{DS(ON)} = 17 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$
- · Ultra-low gate charge
- High performance trench technology for extremely low R<sub>DS(ON)</sub>
- High power and current handling capability





### Absolute Maximum Ratings T<sub>4</sub>=25°C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V <sub>DSS</sub>	Drain-Source Voltage			30		
V <sub>GSS</sub>	Gate-Source Voltage			±20		
I <sub>D</sub>	Drain Curre	nt – Continuous	(Note 1a)	10.8	A	
		<ul> <li>Pulsed</li> </ul>		50		
P <sub>D</sub>	Power Dissipation for Single Operation		ation (Note 1a)	2.5	W	
			(Note 1b)	1.2		
			(Note 1c)	1.0		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to +150	°C	
Therma	I Charac	teristics				
R <sub>eja</sub>	Thermal Resistance, Junction-to-Ambient (Note 1a)			50		
R <sub>eJC</sub>	Thermal Resistance, Junction-to-Ambient (Note 1)			25		
Packag	e Markin	g and Ordering	g Information			
	Marking	Device	Reel Size	Tape width	Quantity	
Device	Marking					

©2004 Fairchild Semiconductor Corporation

NDS8410A Rev D1(W)

October 2004



teristics	Test Conditions	Min	Тур	Мах	Units
Drain–Source Breakdown Voltage	$V_{GS} = 0 V$ , $I_D = 250 \mu A$	30			V
Breakdown Voltage Temperature	$I_D = 250 \ \mu$ A, Referenced to 25°C		25		mV/∘C
Zero Gate Voltage Drain Current	$V_{\text{DS}} = 24 \text{ V}, \qquad V_{\text{GS}} = 0 \text{ V}$			1	μA
	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^{\circ}\text{C}$			10	μA
Gate–Body Leakage	$V_{GS} = \pm 20 \text{ V},  V_{DS} = 0 \text{ V}$			±100	nA
teristics (Note 2)					
Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	1	2	3	V
Gate Threshold Voltage	$I_D = 250 \ \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		-4.9		mV/°C
Static Drain–Source Dn–Resistance	$ \begin{array}{ll} V_{GS} = 10 \ V, & I_D = 10.8 \ A \\ V_{GS} = 4.5 \ V, & I_D = 9 \ A \\ V_{GS} = 10 \ V, & I_D = 10.8 \ A, \ T_J = 125^\circ C \end{array} $		7.7 9.6 10.7	12 17 22	mΩ
On–State Drain Current	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 5 V	50			А
Forward Transconductance	$V_{\rm DS} = 10 \text{ V},  I_{\rm D} = 10.8 \text{ A}$		55	1	S
haracteristics		11			1
	$V_{re} = 15 V$ $V_{re} = 0 V$		1620		pF
					pF
					pF
1	$V_{cs} = 15 \text{ mV}$ , $f = 1.0 \text{ MHz}$				Ω
	,			I	
	$V_{} = 15 V_{} = 1.4$		10	19	ns
	$V_{GS} = 10 \text{ V},  R_{GEN} = 6 \Omega$		-	-	ns
			-	-	ns
				-	ns
	$V_{DS} = 15 V_{.}$ $I_{D} = 10.8 A_{.}$		16	22	nC
-	$V_{GS} = 5 V$				nC
<b>.</b> .					nC
č	and Maximum Ratings				_
				21	А
Drain-Source Diode Forward	$V_{GS} = 0 \text{ V},  I_S = 2.1 \text{ A}  (\text{Note 2})$		0.82	1.2	V
Diode Reverse Recovery Time	$I_F = 10.8 \text{ A},  d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$		28		nS
Diode Reverse Recovery Charge			18		nC
	Gate-Body Leakage         teristics       (Note 2)         Gate Threshold Voltage         Comperature Coefficient         Static Drain-Source         Dn-State Drain Current         Forward Transconductance         Characteristics         Note 2)         Cutput Capacitance         Dutput Capacitance         Cate Resistance         Characteristics (Note 2)         Furn-On Delay Time         Furn-On Rise Time         Furn-Off Delay Time         Furn-Off Fall Time         Fotal Gate Charge         Gate-Drain Charge         Gate-Drain Charge         Gate-Drain Charge         Maximum Continuous Drain-Source         Orain-Source Diode Forward         /oltage         Diode Reverse Recovery Time	VDS $24 \text{ V}, \text{V}_{GS} = 0 \text{ V}, \text{T}_{J}=55^{\circ}\text{C}$ Sate-Body LeakageVGS $\pm 20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$ teristics(Note 2)Sate Threshold VoltageVDS $V_{DS} = V_{GS}, \text{ ID} = 250 \text{ µA}$ Sate Threshold VoltageID $250 \text{ µA}, \text{Referenced to } 25^{\circ}\text{C}$ Sate Threshold VoltageVGS $10 = 250 \text{ µA}, \text{Referenced to } 25^{\circ}\text{C}$ Sate Threshold VoltageVGS $10 = 10.8 \text{ A}, \text{V}_{DS} = 10 \text{ V}, \text{ ID} = 9 \text{ A}, \text{V}_{GS} = 10 \text{ V}, \text{ ID} = 9 \text{ A}, \text{V}_{GS} = 10 \text{ V}, \text{ ID} = 10.8 \text{ A}, \text{T}_{J}=125^{\circ}\text{C}$ On-State Drain CurrentVGS $10 \text{ V}, \text{ VDS} = 5 \text{ V}$ Forward TransconductanceVDS = 10 \text{ V}, \text{ ID} = 10.8 \text{ A}, \text{T}_{J}=125^{\circ}\text{C}On-State Drain CurrentVGS = 10 \text{ V}, \text{ ID} = 10.8 \text{ A}, \text{T}_{J}=125^{\circ}\text{C}Put CapacitanceVDS = 15 \text{ V}, \text{ VGS} = 0 \text{ V}, \text{ f} = 1.0 \text{ MHz}CharacteristicsNUBLOutput CapacitanceVDS = 15 \text{ V}, \text{ ID} = 10.8 \text{ A}, \text{VGS} = 0 \text{ V}, \text{ f} = 1.0 \text{ MHz}Characteristics (Note 2)VDDTurn-On Delay TimeVDS = 15 \text{ V}, \text{ ID} = 1 \text{ A}, \text{VGS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \OmegaTurn-Off Delay TimeVDS = 15 \text{ V}, \text{ ID} = 10.8 \text{ A}, \text{VGS} = 5 \text{ V}Sate-Source ChargeVDS = 5 \text{ V}Sate-Source ChargeTotal Gate ChargeMaximum Continuous Drain-Source Diode Forward CurrentOrain-Source Diode ForwardVGS = 0 \text{ V}, \text{ IS} = 2.1 \text{ A} (Note 2)Olidade Reverse Recovery TimeIF = 10.8 \text{ A}, \text{ d}_F/dt = 100 \text{ A}/\muS	VDS = 24 V, VGS = 0 V, TJ=55°CGate-Body LeakageVGS = $\pm 20$ V, VDS = 0 Vteristics (Note 2)Gate Threshold VoltageID = $250 \ \mu$ A, Referenced to $25^{\circ}$ CGenerature CoefficientID = $250 \ \mu$ A, Referenced to $25^{\circ}$ CStatic Drain-SourceVGS = 10 V, ID = 10.8 AOn-ResistanceVGS = 10 V, ID = 10.8 A, TJ=125°COn-State Drain CurrentVGS = 10 V, ID = 10.8 A, TJ=125°COn-State Drain CurrentVGS = 10 V, ID = 10.8 A, TJ=125°COn-State Drain CurrentVGS = 10 V, ID = 10.8 ACharacteristicsID = 10.8 AInput CapacitanceVDS = 15 V, ID = 10.8 ACharacteristics (Note 2)ID = 15 V, ID = 10.8 ACharacteristics (Note 2)VDD = 15 V, ID = 1.0 MHzCharacteristics (Note 2)VDS = 15 V, ID = 1.0 MHzCharacteristics (Note 2)VDS = 15 V, ID = 1.0 MHzCharacteristics (Note 2)VDS = 15 V, ID = 1.0.8 A, ID = 10.8 A,	$\begin{tabular}{ c c c c c } \hline V_{DS} &= 24 \ V, \ V_{GS} &= 0 \ V, \ T_J = 55^\circ C & \ \hline \\ \hline$	$\begin{tabular}{ c c c c c c } \hline V_{DS} = 24 \ V, \ V_{GS} = 0 \ V, \ T_J = 55^\circ C & 10 \\ \hline \end{tabular}$

Scale 1 : 1 on letter size paper


**2.** Pulse Test: Pulse Width <  $300\mu$ s, Duty Cycle < 2.0%

NDS8410A Rev D1(W)

NDS8410A




**Distributor of Fairchild Semiconductor: Excellent Integrated System Limited** Datasheet of NDS8410A - MOSFET N-CH 30V 10.8A 8-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



NDS8410A Rev D1(W)

**NDS8410A** 





NDS8410A Rev D1(W)

**NDS8410A** 



TRADEMARKS				
	gistered and unregistered in exhaustive list of all such		iconductor owns or is author	rized to use and is
	ActiveArrayTMFASTrTMBottomlessTMFPSTMCoolFETTMFRFETTM $CROSSVOLT$ MGlobalOptoisolatorTMDOMETMGTOTMEcoSPARKTMHiSeCTME²CMOSTMI²CTMEnSignaTM $i-Lo^{TM}$		Power247 <sup>TM</sup> PowerEdge <sup>TM</sup> PowerSaver <sup>TM</sup> PowerTrench <sup>®</sup> QFET <sup>®</sup> QS <sup>TM</sup> QT Optoelectronics <sup>TM</sup> Quiet Series <sup>TM</sup> RapidConfigure <sup>TM</sup> RapidConnect <sup>TM</sup> $\mu$ SerDes <sup>TM</sup> SILENT SWITCHER <sup>®</sup>	Stealth <sup>™</sup> SuperFET <sup>™</sup> SuperSOT <sup>™</sup> -3 SuperSOT <sup>™</sup> -6 SuperSOT <sup>™</sup> -8 SyncFET <sup>™</sup> TinyLogic <sup>®</sup> TINYOPTO <sup>™</sup> TruTranslation <sup>™</sup> UHC <sup>™</sup> UltraFET <sup>®</sup> VCX <sup>™</sup>
Across the board. Around the world. <sup>™</sup> The Power Franchise <sup>®</sup> Programmable Active Droop <sup>™</sup>		OPTOPLANAR™ PACMAN™ POP™	SMART START™ SPM™	
DISCLAIMER FAIRCHILD SEMICO	NDUCTOR RESERVES THE	E RIGHT TO MAKE CHANGE	ES WITHOUT FURTHER NOT	ICE TO ANY

PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	-	• Rev. 113