

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor DM74AS640N

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



FAIRCHILD

SEMICONDUCTOR

DM74AS640 3-STATE Octal Bus Transceiver

General Description

This advanced Schottky device contains 8 pairs of 3-STATE logic elements configured as octal bus transceiver. This circuit is designed for use in memory, microprocessor systems and in asynchronous bidirectional data buses. This device transmits data from the A bus to the B bus, or vice versa, depending upon the logic level of the direction control input (DIR). The enable input (\overline{G}) can be used to disable the devices, effecting isolation of buses A and B. The 3-STATE circuitry also contains a protection feature

that prevents these transceivers from glitching the bus during power-up or power-down.

October 1986 Revised March 2000

DM74AS640 3-STATE Octal Bus Transceiver

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky, and advanced low power Schottky counterparts
- 3-STATE outputs independently controlled on A and B buses
- Low output impedance drive to drive terminated transmission lines to 133Ω
- Specified to interface with CMOS at V_{OH} = V_{CC} 2V

Ordering Code:

Order Number	Package Number	Package Description
DM74AS640WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS640N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Real Specify	by appending the suffix letter "Y" to the ordering code

Connection Diagram ENABLE Ver 8 TRANSCEIVERS DISABLE B DISABLE A X = Immaterial DIR A2 A3 A4 A5 A7 **A8** GND A1 A6 Top View

Function Table

Contro	l Inputs	Onerting
G	DIR	Operation
L	L	B Data to A Bus
L	н	A Data to B Bus
Н	Х	Isolation

H = HIGH Logic Level L = LOW Logic Level

Logic Diagram



© 2000 Fairchild Semiconductor Corporation DS006708



Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θ_{JA}	
N Package	51.5°C
M Package	69.0°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-15	mA
I _{OL}	LOW Level Output Current			64	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	V
V _{OH}	HIGH Level	$V_{CC} = 4.5V$ to 5.5V, $I_{OH} = -2$ mA		V _{CC} – 2			V
	Output Voltage	$V_{CC} = 4.5V$, $I_{OH} = -3$ mA		2.4			V
		$V_{CC} = 4.5V, I_{OH} = Max$		2.4			V
V _{OL}	LOW Level Output Voltage	V _{CC} = Min, I _{OL} = Max			0.35	0.55	V
l _l	Input Current at Max	$V_{CC} = Max, V_I = 7V,$				0.1	m۵
	Input Voltage	$(V_I = 5.5V \text{ for A or B Ports})$				0.1	IIIA
IIH	HIGH Level	V _{CC} = Max	Control Inputs			20	uΔ
	Input Current	V _I = 2.7V (Note 3)	A or B Ports			70	μΛ
IIL	LOW Level	V _{CC} = Max,	Control Inputs			-0.5	m۵
	Input Current	V _I = 0.4V (Note 3)	A or B Ports			-0.75	IIIA
I _O	Output Drive Current	$V_{CC} = Max, V_O = 2.25V$		-50		-150	mA
I _{CCH}	Supply Current with Outputs HIGH	V _{CC} = Max			37	58	mA
I _{CCL}	Supply Current with Outputs LOW				78	123	mA
I _{CCZ}	Supply Current with Outputs in 3-STATE				51	80	mA

Note 2: All typicals are at V_{CC} = 5.0V, T_A = 25^{\circ}C.

Note 3: For I/O ports, the parameters I_{IH} and I_{IL} include the OFF-State output current, I_{OZH} and I_{OZL} .



bol Parameter (Input) (Output) C _L = 50 pF, R ₁ = R ₂ = 5002 Units Propagation Delay Time A or B B or A 2 7 ns Propagation Delay Time A or B B or A 2 6 ns Propagation Delay Time A or B B or A 2 6 ns Output Enable Time to G A or B 2 10 ns Output Enable Time to G A or B 2 8 ns Output Enable Time to G A or B 2 10 ns Output Disable Time from G A or B 2 8 ns Output Disable Time from G A or B 2 13 ns Output Disable Time from G A or B 2 13 ns UW Level Output G A or B 2 13 ns			From	То	V _{CC} = N	lin to Max,	
Propagation Delay Time A or B B or A 2 7 ns Propagation Delay Time A or B B or A 2 6 ns HiGH-to-LOW Level Output A or B B or A 2 6 ns Output Enable Time to G A or B 2 10 ns Dutput Enable Time to G A or B 2 10 ns Dutput Disable Time to G A or B 2 10 ns Dutput Disable Time from G A or B 2 10 ns Dutput Disable Time from G A or B 2 13 ns Dutput Disable Time from G A or B 2 13 ns DW Level Output G A or B 2 13 ns	Symbol	Parameter	(Input)	(Output)	C _L = 50 pF,	$R_1 = R_2 = 500\Omega$	Units
A or B B or A 2 7 ns LOW-to-HGH Level Output A or B B or A 2 6 ns Output Enable Time to G A or B 2 8 ns Output Enable Time to G A or B 2 10 ns Output Enable Time to G A or B 2 8 ns Output Enable Time to G A or B 2 10 ns Output Disable Time to G A or B 2 10 ns Output Disable Time to G A or B 2 13 ns Output Disable Time from G A or B 2 13 ns Output Disable Time from G A or B 2 13 ns		Dress costion Delay Time			Min	Max	
Chritement Hird Experiment A or B B or A 2 6 ns HiGH-to-LOW Level Output G A or B 2 8 ns Output Enable Time to G A or B 2 10 ns Dutput Enable Time to G A or B 2 8 ns Dutput Enable Time to G A or B 2 8 ns Dutput Enable Time from G A or B 2 8 ns Output Enable Time from G A or B 2 10 ns Output Disable Time from G A or B 2 13 ns Output Disable Time from G A or B 2 13 ns Output Disable Time from G A or B 2 13 ns		Propagation Delay Time	A or B	B or A	2	7	ns
HGH-to-LOW Level Output A or B B or A 2 6 ns Output Enable Time to HIGH Level Output G A or B 2 8 ns Output Enable Time to LOW Level Output G A or B 2 10 ns Output Enable Time to LOW Level Output G A or B 2 8 ns Output Disable Time from HIGH Level Output G A or B 2 13 ns Output Disable Time from LOW Level Output G A or B 2 13 ns		Propagation Delay Time					
Output Enable Time to HIGH Level Output G A or B 2 8 ns Output Enable Time to LOW Level Output G A or B 2 10 ns Output Disable Time from HIGH Level Output G A or B 2 8 ns Output Disable Time from HIGH Level Output G A or B 2 13 ns Output Disable Time from LOW Level Output G A or B 2 13 ns	-	HIGH-to-LOW Level Output	A or B	B or A	2	6	ns
HIGH Level Output G A Or B Z 0 Its Output Enable Time to LOW Level Output G A or B 2 10 ns Output Disable Time from HIGH Level Output G A or B 2 8 ns Output Disable Time from LOW Level Output G A or B 2 13 ns		Output Enable Time to	-	A er D	0	0	
Output Enable Time to G A or B 2 10 ns Dutput Disable Time from G A or B 2 8 ns Utput Disable Time from G A or B 2 13 ns Dutput Disable Time from G A or B 2 13 ns		HIGH Level Output	G	AOFB	2	õ	ns
LOW Level Output I I I I Output Disable Time from LOW Level Output G A or B 2 8 m8 Output Disable Time from LOW Level Output G A or B 2 13 ms		Output Enable Time to	G	A or B	2	10	ns
Output Disable Time from G A or B 2 8 ns Output Disable Time from G A or B 2 13 ns		LOW Level Output	Ĵ		-		
HiGH Level Output G A or B 2 13 ns	<u>.</u>	Output Disable Time from	G	A or B	2	8	ns
Output G A or B 2 13 ns		HIGH Level Output		+		-	
	2	Output Disable Time from	G	A or B	2	13	ns

3







