Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

ON Semiconductor
NTLUD3191PZTBG

For any questions, you can email us directly:
sales@integrated-circuit.com

NTLUD3191PZ

Power MOSFET

−20 V, −1.8 A, µCool™ Dual P−Channel, ESD, 1.6x1.6x0.55 mm UDFN Package

ON Semiconductor®

http://onsemi.com

Features

- UDFN Package with Exposed Drain Pads for Excellent Thermal Conduction
- Low Profile UDFN 1.6 x 1.6 x 0.55 mm for Board Space Saving
- ESD
- This is a Halide Free Device
- This is a Pb−Free Device

Applications

- High Side Load Switch
- PA Switch
- Battery Switch
- Optimized for Power Management Applications for Portable Products, such as Cell Phones, PMP, DSC, GPS, and others

$V_{(BR)DSS}$	$R_{DS(on)}$ MAX	I_D MAX
−20 V	250 mΩ @ −4.5 V	−1.5 A
	380 mΩ @ −2.5 V	−1.0 A
	500 mΩ @ −1.8 V	−0.5 A
	700 mΩ @ −1.5 V	−0.2 A



P−Channel MOSFET

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter			Symbol	Value	Units
Drain-to-Source Voltage			V_{DSS}	−20	V
Gate-to-Source Voltage			V_{GS}	±8.0	V
Continuous Drain Current (Note 1)	Steady State	T_A = 25°C	I_D	−1.4	A
		T_A = 85°C		−1.0	
	t ≤ 5 s	T_A = 25°C		−1.8	
Power Dissipation (Note 1)	Steady State	T_A = 25°C	P_D	0.8	W
	t ≤ 5 s	T_A = 25°C		1.3	
Continuous Drain Current (Note 2)	Steady State	T_A = 25°C	I_D	−1.1	A
		T_A = 85°C		−0.8	
Power Dissipation (Note 2)		T_A = 25°C	P_D	0.5	W
Pulsed Drain Current		tp = 10 µs	I_{DM}	−8.0	A
Operating Junction and Storage Temperature			T_J, T_{STG}	-55 to 150	°C
Source Current (Body Diode) (Note 2)			I_S	−1.0	A
Lead Temperature for Soldering Purposes (1/8″ from case for 10 s)			T_L	260	°C
Gate-to-Source ESD Rating (HBM) per JESD22−A114F			ESD	1000	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
2. Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm^2, 2 oz. Cu.

MARKING DIAGRAM

UDFN6
CASE 517AT
µCOOL™

AC = Specific Device Code
M = Date Code
▪ = Pb−Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



(Top View)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

© Semiconductor Components Industries, LLC, 2009

NTLUD3191PZ

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Units
Junction-to-Ambient – Steady State (Note 3)	$R_{\theta JA}$	155	°C/W
Junction-to-Ambient – t ≤ 5 s (Note 3)	$R_{\theta JA}$	100	
Junction-to-Ambient – Steady State min Pad (Note 4)	$R_{\theta JA}$	245	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Typ	Max	Units
OFF CHARACTERISTICS							
Drain−to−Source Breakdown Voltage	$V_{(BR)DSS}$	V_{GS} = 0 V, I_D = −250 μA		−20			V
Drain−to−Source Breakdown Voltage Temperature Coefficient	$V_{(BR)DSS}/T_J$	I_D = −250 μA, ref to 25°C			15		mV/°C
Zero Gate Voltage Drain Current	I_{DSS}	V_{GS} = 0 V, V_{DS} = −20 V	T_J = 25°C			−1.0	μA
			T_J = 85°C			−10	
Gate-to-Source Leakage Current	I_{GSS}	V_{DS} = 0 V, V_{GS} = ±8.0 V				10	μA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	$V_{GS(TH)}$	V_{GS} = V_{DS}, I_D = 250 μA		−0.4		−1.0	V
Negative Threshold Temp. Coefficient	$V_{GS(TH)}/T_J$				2.5		mV/°C
Drain−to−Source On Resistance	$R_{DS(on)}$	V_{GS} = −4.5 V, I_D = −1.5 A			175	250	mΩ
		V_{GS} = −2.5 V, I_D = −1.0 A			240	380	
		V_{GS} = −1.8 V, I_D = −0.5 A			330	500	
		V_{GS} = −1.5 V, I_D = −0.2 A			410	700	
Forward Transconductance	g_{FS}	V_{DS} = −5.0 V, I_D = −0.2 A			1.4		S
CHARGES, CAPACITANCES & GATE RESISTANCE							
Input Capacitance	C_{ISS}	V_{GS} = 0 V, f = 1 MHz, V_{DS} = −10 V			160		pF
Output Capacitance	C_{OSS}				32		
Reverse Transfer Capacitance	C_{RSS}				23		
Total Gate Charge	$Q_{G(TOT)}$	V_{GS} = −4.5 V, V_{DS} = −10 V; ID = −1.5 A			2.3	3.5	nC
Threshold Gate Charge	$Q_{G(TH)}$				0.2		
Gate-to-Source Charge	Q_{GS}				0.4		
Gate-to-Drain Charge	Q_{GD}				0.7		
SWITCHING CHARACTERISTICS, VGS = 4.5 V (Note 6)							
Turn-On Delay Time	$t_{d(ON)}$	V_{GS} = −4.5 V, V_{DD} = −10 V, I_D = −1.5 A, R_G = 1 Ω			13		ns
Rise Time	t_r				24		
Turn-Off Delay Time	$t_{d(OFF)}$				68		
Fall Time	t_f				62		
DRAIN-SOURCE DIODE CHARACTERISTICS							
Forward Diode Voltage	VSD	V_{GS} = 0 V, I_S = −1.0 A	T_J = 25°C		0.85	1.2	V
			T_J = 85°C		0.75		
Reverse Recovery Time	t_{RR}	V_{GS} = 0 V, dISD/dt = 100 A/μs, I_S = −1.0 A			10		ns
Charge Time	t_a				8.0		
Discharge Time	t_b				2.0		
Reverse Recovery Charge	Q_{RR}				5.0		nC

3. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
4. Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm^2, 2 oz. Cu.
5. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

NTLUD3191PZ

TYPICAL CHARACTERISTICS



Figure 1. On−Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On−Resistance vs. Gate Voltage



Figure 4. On−Resistance vs. Drain Current and Gate Voltage



Figure 5. On−Resistance Variation with Temperature



Figure 6. Drain−to−Source Leakage Current vs. Voltage

NTLUD3191PZ

TYPICAL CHARACTERISTICS



Figure 7. Capacitance Variation



Figure 8. Gate−to−Source and Drain−to−Source Voltage vs. Total Charge



Figure 9. Resistive Switching Time Variation vs. Gate Resistance



Figure 10. Diode Forward Voltage vs. Current



Figure 11. Threshold Voltage



Figure 12. Single Pulse Maximum Power Dissipation

NTLUD3191PZ

TYPICAL CHARACTERISTICS



Figure 13. Maximum Rated Forward Biased Safe Operating Area



Figure 14. FET Thermal Response

DEVICE ORDERING INFORMATION

Device	Package	Shipping†
NTLUD3191PZTAG	UDFN6 (Pb−Free)	3000 / Tape & Reel
NTLUD3191PZTBG	UDFN6 (Pb−Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NTLUD3191PZ

PACKAGE DIMENSIONS

UDFN6 1.6x1.6, 0.5P
CASE 517AT−01
ISSUE O





NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS	
DIM	MIN	MAX
A	0.45	0.55
A1	0.00	0.05
A3	0.13 REF	
b	0.20	0.30
D	1.60 BSC	
E	1.60 BSC	
e	0.50 BSC	
D1	1.14	1.34
D2	0.38	0.58
E1	0.54	0.74
K	0.20	–––
L	0.15	0.35
L1	–––	0.10

SOLDERMASK DEFINED MOUNTING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

µCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and ON are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative