# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>TPS7A6050QKTTRQ1</u>

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com













TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1

SLVSA62H-MARCH 2010-REVISED MARCH 2016

# TPS7A6xxx-Q1 300-mA, 40-V Low-Dropout Regulator With 25-µA Quiescent Current

#### 1 Features

- · Qualified for Automotive Applications
- AEC-Q100 Test Guidance With the Following Results:
  - Device Temperature Grade 1: –40°C to 125°C
     Ambient Operating Temperature
  - Device HBM ESD Classification Level H3A
  - Device CDM ESD Classification Level C6
- Low Dropout Voltage
  - 300 mV at  $I_{OUT} = 150$  mA
- 4-V to 40-V Wide Input Voltage Range With up to 45-V Transients
- 300-mA Maximum Output Current
- Ultralow Quiescent Current
  - I<sub>QUIESCENT</sub> = 25 μA (Typical) at Light Loads
  - I<sub>SLEEP</sub> < 2  $\mu$ A When ENABLE = Low
- 3.3-V and 5-V Fixed Output Voltage
- Low-ESR Ceramic Output Stability Capacitor
- Integrated Power-On Reset
  - Programmable Delay
  - Open-Drain Reset Output
- Integrated Fault Protection
  - Short-Circuit and Overcurrent Protection
  - Thermal Shutdown
- Low-Input-Voltage Tracking
- Thermally Enhanced Power Package
  - 5-pin TO-263 (KTT, D2PAK)
  - 5-pin TO-252 (KVU, DPAK)

## 2 Applications

- Infotainment Systems With Sleep Mode
- Body Control Modules
- Always-On Battery Applications
  - Gateway Applications
  - Remote Keyless Entry Systems
  - Immobilizers

## 3 Description


The TPS7A60xx-Q1 and TPS7A61xx-Q1 comprise a family of low-dropout linear voltage regulators designed for low power consumption and quiescent current less than 25 µA in light-load applications. devices feature integrated overcurrent protection and are designed to achieve stable operation even with low-ESR ceramic capacitors. Power-on-reset delay is implemented during device start-up to indicate that the output voltage is stable and in regulation. The power-on-reset delay is fixed (250 µs typical), and can also be programmed by an external capacitor. A low-voltage tracking feature allows for a smaller input capacitor and can possibly eliminate the need of using a boost converter during cold-crank conditions. Because of these features, these devices are well-suited in power supplies for various automotive applications.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS7A6033-Q1	TO-263 (5)	10.16 mm × 9.15 mm
1P5/A6033-Q1	TO-252 (5)	6.10 mm × 6.60 mm
TPS7A6050-Q1	TO-263 (5)	10.16 mm × 9.15 mm
1P3/A6050-Q1	TO-252 (5)	6.10 mm × 6.60 mm
TPS7A6133-Q1	TO-252 (5)	6.10 mm × 6.60 mm
TPS7A6150-Q1	TO-252 (5)	6.10 mm × 6.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Programmable Reset Delay Option**



#### **Enable Option**





Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1



SLVSA62H - MARCH 2010 - REVISED MARCH 2016

www.ti.com

Page

## **Table of Contents**

1	Features 1	8.3 Feature Description	12
2	Applications 1	8.4 Device Functional Modes	16
3	Description 1	9 Application and Implementa	tion 17
4	Revision History2	9.1 Application Information	17
5	Device Comparison Table3	9.2 Typical Applications	17
6	Pin Configuration and Functions	10 Power Supply Recommend	ations 21
7	Specifications	11 Layout	21
•	7.1 Absolute Maximum Ratings	11.1 Layout Guidelines	21
	7.2 ESD Ratings	11.2 Layout Examples	21
	7.3 Recommended Operating Conditions	11.3 Power Dissipation and The	ermal Considerations 22
	7.4 Thermal Information	12 Device and Documentation	Support 25
	7.5 Electrical Characteristics 6	12.1 Related Links	
	7.6 Switching Characteristics	12.2 Community Resources	25
	7.7 Typical Characteristics	12.3 Trademarks	25
8	Detailed Description 11	12.4 Electrostatic Discharge Ca	ution 25
•	8.1 Overview	12.5 Glossary	25
	8.2 Functional Block Diagrams	13 Mechanical, Packaging, and Information	

## 4 Revision History

Changes from Revision G (April 2012) to Revision H

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## 



www.ti.com

# **Distributor of Texas Instruments: Excellent Integrated System Limited**

Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1

SLVSA62H - MARCH 2010 - REVISED MARCH 2016

# 5 Device Comparison Table

PART NUMBER	OUTPUT VOLTAGE	ENABLE	RESET	PROGRAMMABLE RESET DELAY
TPS7A6033-Q1	3.3 V	No	Yes	Yes
TP57A6033-Q1	3.3 V	No	Yes	Yes
TD\$746050 O4	E.V.	No	Yes	Yes
TPS7A6050-Q1	5 V	No	Yes	Yes
TPS7A6133-Q1	3.3 V	Yes	Yes	No
TPS7A6150-Q1	5 V	Yes	Yes	No

Product Folder Links: TPS7A6033-Q1 TPS7A6050-Q1 TPS7A6150-Q1



Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1




SLVSA62H-MARCH 2010-REVISED MARCH 2016


www.ti.com

## 6 Pin Configuration and Functions

KTT Package 5-Pin TO-263 With Exposed Thermal Pad Top View



KVU Package 5-Pin TO-252 With Exposed Thermal Pad Top View



#### **Pin Functions**

PIN		TYPE	DECORIDATION
NAME	NO.	ITPE	DESCRIPTION
ENABLE	4	ı	Enable pin (for TPS7A61xx-Q1 only): This is a high-voltage-tolerant input pin with an internal pulldown. A high input to this pin activates the device and turns the regulator ON. This input can be connected to the VIN pin for self-bias applications. If this pin is not connected, the device stays disabled.
GND	3	I/O	Ground pin: This is the signal-ground pin of the IC.
nRST	2	0	Reset pin: This is an output pin with an external pullup resistor connected to the VOUT pin.
RDELAY	4	0	Reset delay timer pin (for TPS7A60xx-Q1 only): This pin is used to program the reset delay timer using an external capacitor (C <sub>DLY</sub> ) to ground.
VIN	1	I	Input voltage pin: The unregulated input voltage is supplied to this pin. A bypass capacitor is connected between the VIN pin and the GND pin to dampen input line transients.
VOUT	5	0	Regulated output-voltage pin: This is a regulated voltage output ( $V_{OUT} = 3.3 \text{ V or } 5 \text{ V}$ , as applicable) pin with a limitation on maximum output current. In order to achieve stable operation and prevent oscillation, an external output capacitor ( $C_{OUT}$ ) with low ESR is connected between this pin and the GND pin.



Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1

SLVSA62H - MARCH 2010 - REVISED MARCH 2016

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

1 0 1	,			
		MIN	MAX	UNIT
Unregulated inputs (2)	VIN, ENABLE	-0.3	45	V
Regulated output	VOUT	-0.3	7	V
Open-drain reset output	nRST	-0.3	7	V
Output to charge an external capacitor	RDELAY	-0.3	7	V
Operating ambient temperature, T <sub>J</sub>		-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT		
TPS7A60xx-Q1 and TPS7A61xx-Q1 Devices in KVU Package						
V	Floatroatatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±4000	V		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V		
TPS7A60	xx-Q1 Device in KTT Package					
V	Floatroatatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±4000	V		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V		

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>IN</sub> , V <sub>ENABLE</sub> <sup>(1)</sup>	Unregulated input voltage	4	40	V
V <sub>nRST</sub> , V <sub>RDELAY</sub> <sup>(2)</sup>	Low-voltage output range	0	5.25	V
I <sub>OUT</sub>	Output current	0	300	mA
T <sub>A</sub>	Operating ambient temperature	-40	150	°C

<sup>(1)</sup> Applicable for TPS7A61xx-Q1 only.

#### 7.4 Thermal Information

	(4)(0)	TPS7A60xx-Q1, TPS7A61xx-Q1	TPS7A60xx-Q1	
THERMAL METRIC <sup>(1)(2)</sup>		KVU (TO-252)	KTT (TO-263)	UNIT
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	26.9	24.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	32.2	38.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	6.5	7.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.5	3.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	6.5	7.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.8	1.5	°C/W

<sup>(1)</sup> The thermal data is based on JEDEC standard high K profile JESD 51-5. The copper pad is soldered to the thermal land pattern. The correct attachment procedure must be incorporated.

Copyright © 2010-2016, Texas Instruments Incorporated

<sup>(2)</sup> Absolute maximum voltage for duration less than 480 ms

<sup>(2)</sup> Applicable for TPS7A60xx-Q1 only.

<sup>(2)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1



SLVSA62H-MARCH 2010-REVISED MARCH 2016

www.ti.com

## 7.5 Electrical Characteristics

 $V_{IN} = 14 \text{ V}, T_J = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTA	AGE (VIN PIN)					
		Fixed 5-V output, I <sub>OUT</sub> = 1 mA	5.3		40	
$V_{IN}$	Input voltage	Fixed 3.3-V output, I <sub>OUT</sub> = 1 mA	4		40	V
I <sub>QUIESCENT</sub>	Quiescent current	V <sub>IN</sub> = 8.2 V to 18 V, V <sub>ENABLE</sub> <sup>(1)</sup> = 5 V, I <sub>OUT</sub> = 0.01 mA to 0.75 mA		25	40	μΑ
I <sub>SLEEP</sub> (1)	Sleep or shutdown current	$V_{IN} = 8.2 \text{ V to } 18 \text{ V}, V_{ENABLE}^{(1)} < 0.8 \text{ V}, \\ I_{OUT} = 0 \text{ mA (no load)}, T_A = 125^{\circ}\text{C}$			3	μΑ
V <sub>IN-UVLO</sub>	Undervoltage lockout voltage	Ramp V <sub>IN</sub> down until output is turned OFF		3.16		V
V <sub>IN(POWERUP)</sub>	Power-up voltage	Ramp V <sub>IN</sub> up until output is turned ON		3.45		V
ENABLE INP	UT (ENABLE PIN)					
V <sub>IL</sub> <sup>(1)</sup>	Logic input low level		0		8.0	V
V <sub>IH</sub> <sup>(1)</sup>	Logic input high level		2.5		40	V
REGULATED	OUTPUT VOLTAGE (VOUT PIN	l)				
V <sub>OUT</sub>	Regulated output voltage	Fixed V <sub>OUT</sub> value (3.3 V or 5 V as applicable), I <sub>OUT</sub> = 10 mA to 300 mA, V <sub>IN</sub> = V <sub>OUT</sub> + 1 V to 16 V	-2%		2%	
$\Delta V_{LINE-REG}$	Line regulation	V <sub>IN</sub> = 6 V to 28 V, I <sub>OUT</sub> = 10 mA, V <sub>OUT</sub> = 5 V			15	mV
		$V_{IN} = 6 \text{ V to } 28 \text{ V}, I_{OUT} = 10 \text{ mA}, V_{OUT} = 3.3 \text{ V}$			20	mV
$\Delta V_{LOAD ext{-REG}}$	Load regulation	I <sub>OUT</sub> = 10 mA to 300 mA, V <sub>IN</sub> = 14 V, V <sub>OUT</sub> = 5 V			25	mV
		I <sub>OUT</sub> = 10 mA to 300 mA, V <sub>IN</sub> = 14 V, V <sub>OUT</sub> = 3.3 V			35	mV
V (2)	Dropout voltage	I <sub>OUT</sub> = 250 mA			500	mV
V <sub>DROPOUT</sub> <sup>(2)</sup>	$(V_{IN} - V_{OUT})$	I <sub>OUT</sub> = 150 mA			300	mV
R <sub>SW</sub>	Switch resistance	VIN to VOUT resistance			2	Ω
I <sub>CL</sub>	Output current limit	V <sub>OUT</sub> = 0 V (VOUT pin is shorted to ground)	350		1000	mA
DCDD	Dawar ayaah rinala rajadian	$V_{\text{IN-RIPPLE}}$ = 0.5 Vpp, $I_{\text{OUT}}$ = 300 mA, frequency = 100 Hz, $V_{\text{OUT}}$ = 5 V and $V_{\text{OUT}}$ = 3.3 V		60		٩D
PSRR	Power supply ripple rejection	$V_{\text{IN-RIPPLE}}$ = 0.5 Vpp, $I_{\text{OUT}}$ = 300 mA, frequency = 150 kHz, $V_{\text{OUT}}$ = 5 V and $V_{\text{OUT}}$ = 3.3 V		30		dB
RESET (nRS1	FPIN)					
V <sub>OL</sub>	Reset pulled low	I <sub>OL</sub> = 5 mA			0.4	V
I <sub>ОН</sub>	Leakage current	Reset pulled to VOUT through 5-kΩ resistor			1	μA
V	Downer on recent threeh-1-1	V <sub>OUT</sub> power up above internally set tolerance, V <sub>OUT</sub> = 5 V	4.5	4.65	4.77	V
$V_{TH(POR)}$	Power-on-reset threshold	$V_{OUT}$ power up above internally set tolerance, $V_{OUT} = 3.3 \text{ V}$		3.07		V
LIV	Donat throughold	V <sub>OUT</sub> falling below internally set tolerance, V <sub>OUT</sub> = 5 V	4.5	4.65	4.77	V
UV <sub>THRES</sub>	Reset threshold	$V_{OUT}$ falling below internally set tolerance, $V_{OUT} = 3.3 \text{ V}$		3.07		V

Applicable for TPS7A61xx-Q1 only. This test is done with  $V_{OUT}$  in regulation and  $V_{IN} - V_{OUT}$  parameter is measured when  $V_{OUT}$  (3.3 V or 5 V) drops by 100 mV at specified loads.

Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1

SLVSA62H - MARCH 2010 - REVISED MARCH 2016

www.ti.com

## **Electrical Characteristics (continued)**

 $V_{IN} = 14 \text{ V}, T_{I} = -40 ^{\circ}\text{C} \text{ to } 150 ^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESET DELAY	(RDELAY PIN)					
V <sub>TH(RDELAY)</sub> (3)	Threshold to release nRST high	Voltage at RDELAY pin is ramped up.		3	3.3	V
I <sub>DLY</sub> <sup>(3)</sup>	Delay capacitor charging current		0.75	1	1.25	μA
I <sub>OL</sub> <sup>(3)</sup>	Delay capacitor discharging current	Voltage at RDELAY pin = 1 V	5			mA
OPERATING T	EMPERATURE RANGE					
TJ	Operating junction temperature		-40		150	°C
T <sub>SHUTDOWN</sub>	Thermal shutdown trip point			165		٥С
T <sub>HYST</sub>	Thermal shutdown hysteresis			10		٥С

<sup>(3)</sup> Applicable for TPS7A60xx-Q1 only.

## 7.6 Switching Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESET (nRST PIN)						
	POR Power-on-reset delay	C <sub>DLY</sub> = 100 pF		300		μs
t <sub>POR</sub>		C <sub>DLY</sub> = 100 nF		300		ms
t <sub>POR-PRESET</sub>	Internally preset power-on- reset delay	$C_{DLY}$ not connected in TPS7A60xx or not available in TPS7A61xx, $V_{OUT}$ = 5 V and $V_{OUT}$ = 3.3 V		250		μs
t <sub>DEGLITCH</sub>	Reset deglitch time			5.5		μs

Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1



SLVSA62H - MARCH 2010 - REVISED MARCH 2016

www.ti.com

## 7.7 Typical Characteristics



<sup>(1)</sup> Dropout voltage is measured when the output voltage drops by 100 mV from the regulated output voltage level. (For example, dropout voltage for the TPS7A6050-Q1 is measured when the output voltage drops down to 4.9 V from 5 V.)




www.ti.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1

SLVSA62H-MARCH 2010-REVISED MARCH 2016


## **Typical Characteristics (continued)**



750 V<sub>IN</sub> = 14V V<sub>OUT</sub> = 5V, 3.3V 700 650 (mA) 600 ᄓ 550 500 450 -50 0 50 100 150 T<sub>A</sub> (°C)

Figure 7. Output Voltage vs Input Voltage









Figure 9. Load Regulation vs Ambient Air Temperature

Figure 10. Line Regulation vs Ambient Air Temperature






Figure 11. PSRR at Heavy Load Current



Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1



SLVSA62H-MARCH 2010-REVISED MARCH 2016

www.ti.com

## **Typical Characteristics (continued)**



Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

www.ti.com

TPS7A6133-Q1, TPS7A6150-Q1 SLVSA62H - MARCH 2010 - REVISED MARCH 2016

### **Detailed Description**

#### 8.1 Overview

The TPS7A60xx-Q1 and TPS7A61xx-Q1 devices comprise a family of monolithic low-dropout linear voltage regulators with integrated reset functionality. These voltage regulators are designed for low power consumption and quiescent current less than 25 µA in light-load applications. These devices are well-suited in power supplies for microprocessors and microcontrollers because of an integrated reset delay, also called power-on-reset delay.

These devices are available in two fixed output-voltage (3.3-V and 5-V) versions as follows:

- Programmable reset delay version (TPS7A60xx-Q1)
- Enable version (TPS7A61xx-Q1)

## 8.2 Functional Block Diagrams




Figure 14. TPS7A60xx-Q1 Functional Block Diagram

TPS7A6033-Q1, TPS7A6050-Q1

Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1



SLVSA62H - MARCH 2010 - REVISED MARCH 2016

www.ti.com

### **Functional Block Diagrams (continued)**




Figure 15. TPS7A61xx-Q1 Functional Block Diagram

#### 8.3 Feature Description

The following section describes the features of TPS7A60xx-Q1 and TPS7A61xx-Q1 voltage regulators in detail.

## 8.3.1 Reset Delay and Reset Output

Reset delay is implemented when the device starts up to indicate that output voltage is stable and in regulation, and also when the output recovers from a negative voltage spike due to a load step or a dip in the input voltage for a specified duration. The reset-delay timer is initialized when the voltage at the output  $(V_{OUT})$  exceeds 93% of the regulated output voltage (3.3 V or 5 V, as applicable). The reset output (nRST) is asserted high after the power-on-reset delay  $(t_{POR})$  has elapsed. If the regulated output voltage falls below 93% of the set level, nRST is asserted low after a short de-glitch time of approximately 5.5  $\mu$ s (typical).

For TPS7A60xx-Q1 devices, the reset-delay time can be programmed by connecting an external capacitor ( $C_{DLY}$ ) to the RDELAY pin. The delay time is given by Equation 1:

$$t_{POR} = \frac{C_{DLY} \times 3}{1 \times 10^{-6}}$$

where

- t<sub>POR</sub> = reset delay time in seconds
- C<sub>DLY</sub> = reset delay capacitor value in farads, 100 pF to 100 nF

(1)

In TPS7A61xx devices, there is no RDELAY pin, and the reset-delay time is preset internally (250 µs typical).

Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1

SLVSA62H - MARCH 2010 - REVISED MARCH 2016

## **Feature Description (continued)**

During power up, the regulator incorporates a protection scheme to limit the current through the pass element and output capacitor. When the input voltage exceeds a certain threshold ( $V_{IN(POWERUP)}$ ) level, the output voltage begins to ramp as shown in Figure 16 and Figure 17. When the output voltage reaches the power-on-reset threshold ( $V_{TH(POR)}$ ) level, a constant output current charges an external capacitor ( $C_{DLY}$ ) to an internal threshold ( $V_{TH(RDELAY)}$ ) voltage level. Then, nRST is asserted high and  $C_{DLY}$  is discharged through an internal load. This allows  $C_{DLY}$  to charge from approximately 0 V during the next power cycle. If no external capacitor is connected, the delay time is preset internally. This is shown in Figure 16.

In TPS7A60xx-Q1 devices, if the  $C_{DLY}$  capacitor is not connected to the RDELAY pin, the reset-delay time is set internally. This is shown in Figure 17.




Figure 16. Power Up and Reset-Delay Function With the C<sub>DLY</sub> Capacitor Connected to the RDELAY Pin for TPS7A60xx-Q1




Figure 17. Power Up and Reset Delay Function With the C<sub>DLY</sub> Capacitor Not Connected or Available in TPS7A60xx-Q1 and TPS7A61xx-Q1, Respectively

Copyright © 2010–2016, Texas Instruments Incorporated

Submit Documentation Feedback

13

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1

SLVSA62H - MARCH 2010 - REVISED MARCH 2016



www.ti.com

## **Feature Description (continued)**

In case of negative transients in the input voltage  $(V_{IN})$ , the reset signal is asserted low only if the output  $(V_{OUT})$  drops and stays below the reset threshold level  $(V_{TH(POR)})$  for more than the de-glitch time  $(t_{DEGLITCH})$ . This is shown in Figure 18.

While nRST is low, if the input voltage returns to the nominal operating voltage, the normal power-up sequence is followed. nRST is asserted high, only if the output voltage exceeds the reset-threshold voltage ( $V_{TH(POR)}$ ) and the reset-delay time ( $t_{POR}$ ) has elapsed. This is shown in the shaded region of Figure 18.





Figure 18. Conditions for Activation of Reset

#### 8.3.2 Charge Pump Operation

These devices have an internal charge pump which turns on or off depending on the input voltage and the output current. The charge-pump switching circuitry does not cause conducted emissions to exceed required thresholds on the input-voltage line. For a given output current, the charge pump stays on at lower input voltages and turns off at higher input voltages. The charge-pump switching thresholds are hysteretic. Figure 19 and Figure 20 show typical switching thresholds for the charge pump at light ( $I_{OUT}$  < approximately 2 mA) loads, respectively.






Figure 19. Charge Pump Operation at Light Loads Figure 20. Charge Pump Operation at Heavy Loads

Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1

SLVSA62H - MARCH 2010 - REVISED MARCH 2016

## **Feature Description (continued)**

## 8.3.3 Undervoltage Shutdown

These devices have an integrated undervoltage lockout (UVLO) circuit to shut down the output if the input voltage  $(V_{IN})$  falls below an internally fixed UVLO threshold level  $(V_{IN-UVLO})$ . This ensures that the regulator is not latched into an unknown state during low-input-voltage conditions. The regulator powers up when the input voltage exceeds the  $V_{IN(POWERUP)}$  level.

#### 8.3.4 Low-Voltage Tracking

At low input voltages, the regulator drops out of regulation, and the output voltage tracks the input minus a voltage based on the load current ( $I_{OUT}$ ) and switch resistance ( $R_{SW}$ ). This allows for a smaller input capacitor and can possibly eliminate the need of using a boost converter during cold-crank conditions.

#### 8.3.5 Integrated Fault Protection

These devices feature integrated fault protection to make them ideal for use in automotive applications. In order to keep them in a safe area of operation during certain fault conditions, internal current-limit protection and current-limit foldback are used to limit the maximum output current. This protects them from excessive power dissipation. For example, during a short-circuit condition on the output, current through the pass element is limited to  $I_{Cl}$  to protect the device from excessive power dissipation.

#### 8.3.6 Thermal Shutdown

These devices incorporate a thermal shutdown (TSD) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the TSD trip point. If the junction temperature exceeds the TSD trip point, the output is turned off. When the junction temperature falls below the TSD trip point, the output is turned on again. This is shown in Figure 21.




Figure 21. Thermal Cycling Waveform for the TPS7A6150-Q1



Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1



SLVSA62H - MARCH 2010 - REVISED MARCH 2016

www.ti.com

#### 8.4 Device Functional Modes

#### 8.4.1 Low-Power Mode

At light loads and high input voltages ( $V_{IN}$  > approximately 8 V such that charge pump is off), the device operates in low-power mode and the quiescent current consumption is reduced to 25  $\mu$ A (typical) as shown in Table 1.

**Table 1. Typical Quiescent Current Consumption** 

l <sub>оит</sub>	CHARGE PUMP ON	CHARGE PUMP OFF
I <sub>OUT</sub> < approximately 2 mA (Light load)	250 μΑ	25 μA (Low-power mode)
I <sub>OUT</sub> > approximately2mA (Heavy load)	280 µA	70 µA

#### 8.4.2 Sleep Mode (TPS7A61xx-Q1 Only)

The enable falling edge is 0.8 V (minimum). The device operates in the sleep mode by holding the ENABLE pin below that voltage, and the quiescent current consumption is reduced to 3  $\mu$ A (maximum) as shown in *Electrical Characteristics*.

#### 8.4.3 Regulation Mode

When the input voltage is above 4 V (3.3-V version) or 5.3 V (5-V version), with ENABLE pin pulled higher than 2.5 V, the device operates in regulation mode and outputs the nominal voltage.

Submit Documentation Feedback

Copyright © 2010–2016, Texas Instruments Incorporated

Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1

SLVSA62H-MARCH 2010-REVISED MARCH 2016

## 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TPS7A60xx-Q1 and TPS7A61xx-Q1 devices are 300-mA low-dropout linear regulators designed for up to 40-V  $V_{IN}$  operation with only 25- $\mu$ A quiescent current at no load. There are specific EVMs designed for these devices to enable evaluation of all the functions of the devices. Both the EVM and its user guide are available on the product folder as well.

## 9.2 Typical Applications

Figure 22 and Figure 24 show typical application circuits for the TPS7A60xx-Q1 and TPS7A61xx-Q1, respectively. One may use different values of external components, depending on the end application. An application may require a larger output capacitor during fast load steps in order to prevent reset from occurring. TI recommends a low-ESR ceramic capacitor with dielectric of type X5R or X7R.

#### 9.2.1 TPS7A60xx-Q1 Typical Application




Figure 22. Typical Application Schematic for the TPS7A60xx-Q1 Device

#### 9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 2.

#### Table 2. TPS7A60xx-Q1 Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	4 V to 40 V (for TPS7A6033-Q1) or 5.3 V to 40 V (for TPS7A6050-Q1)
Output voltage	3.3 V (for TPS7A6033-Q1) or 5 V (for TPS7A6050-Q1)
Output current rating	300 mA
Output capacitor range	10 μF to 47 μF
Output-capacitor ESR range	10 m $\Omega$ to 10 $\Omega$
RESET-delay capacitor range	100 pF to 100 nF

Copyright © 2010-2016, Texas Instruments Incorporated

Submit Documentation Feedback

17

Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1 TEXAS INSTRUMENTS

SLVSA62H - MARCH 2010 - REVISED MARCH 2016

www.ti.com

#### 9.2.1.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- · Output voltage
- Output current rating
- Input capacitor
- Output capacitor

#### 9.2.1.2.1 Input Capacitor

The device requires an input bypass capacitor, the value of which depends on the application. The typical recommended value for the bypass capacitor is 10  $\mu$ F. The voltage rating must be greater than the maximum input voltage.

#### 9.2.1.2.2 Output Capacitor

The device requires an output capacitor to stabilize the output voltage. TI recommends to selecting a capacitor between 10  $\mu$ F and 47  $\mu$ F with ESR range from 10 m $\Omega$  to 10  $\Omega$ .

#### 9.2.1.3 Application Curve




Figure 23. Power Up ( $V_{OUT} = 5 \text{ V}$ ) With 10-ms RESET Delay, 10 ms/div,  $I_L = 20 \text{ mA}$ 

Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1

SLVSA62H - MARCH 2010 - REVISED MARCH 2016

#### 9.2.2 TPS7A61xx-Q1 Typical Application




Figure 24. Typical Application Schematic for the TPS7A61xx-Q1 Device

#### 9.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 3.

#### Table 3. TPS7A61xx-Q1 Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	4 V to 40 V (for TPS7A6133-Q1) or 5.3 V to 40 V (for TPS7A6150-Q1)
Output voltage	3.3 V (for TPS7A6133-Q1) or 5 V (for TPS7A6150-Q1)
Output current rating	300 mA
Output capacitor range	10 μF to 47 μF
Output-capacitor ESR range	10 mΩ to 10 Ω

## 9.2.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- Output voltage
- · Output current rating
- Input capacitor
- Output capacitor

Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1 TEXAS INSTRUMENTS

SLVSA62H-MARCH 2010-REVISED MARCH 2016

www.ti.com

## 9.2.2.3 Application Curve




Figure 25. Power Up ( $V_{OUT} = 5 \text{ V}$ ), 10 ms/div,  $I_L = 20 \text{ mA}$ 

20

Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1

SLVSA62H-MARCH 2010-REVISED MARCH 2016

## 10 Power Supply Recommendations

Design of the device is for operation from an input voltage supply with a range between 4 V and 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7A60xx-Q1 or TPS7A61xx-Q1 device, TI recommends adding an electrolytic capacitor with a value of 22  $\mu$ F and a ceramic bypass capacitor at the input.

## 11 Layout

### 11.1 Layout Guidelines

For the LDO power supply, especially these high voltage and large current ones, layout is an important step. If layout is not carefully designed, the regulator could not deliver enough output current because of the thermal limitation. To improve the thermal performance of the device, and maximize the current output at high ambient temperature, it is recommended to spread the thermal pad as large as possible and put enough thermal vias on the thermal pad. Figure 26 and Figure 27 show an example layout.

## 11.2 Layout Examples




Figure 26. Layout Recommendation for 5-Pin KTT Package

Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1



SLVSA62H - MARCH 2010 - REVISED MARCH 2016

www.ti.com

## **Layout Examples (continued)**




Figure 27. Layout Recommendation for 5-pin KVU package

#### 11.3 Power Dissipation and Thermal Considerations

Power dissipated in the device can be calculated using Equation 2.

$$P_D = I_{OUT} \times (V_{IN} - V_{OUT}) + I_{QUIESCENT} \times V_{IN}$$

where

- P<sub>D</sub> = continuous power dissipation
- I<sub>OUT</sub> = output current
- V<sub>IN</sub> = input voltage
- V<sub>OUT</sub> = output voltage

As  $I_{QUIESCENT} \ll I_{OUT}$ , therefore, the term  $I_{QUIESCENT} \times V_{IN}$  in Equation 2 can be ignored.

For a device under operation at a given ambient air temperature (T<sub>A</sub>), the junction temperature (T<sub>J</sub>) can be calculated using Equation 3.

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where

 $R_{\theta JA}$  = junction-to-ambient-air thermal impedance

(3)

Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1

SLVSA62H - MARCH 2010 - REVISED MARCH 2016

### **Power Dissipation and Thermal Considerations (continued)**

The rise in junction temperature due to power dissipation can be calculated using Equation 4.

$$\Delta T = T_J - T_A = (R_{\theta JA} \times P_D) \tag{4}$$

For a given maximum junction temperature  $(T_{J-Max})$ , the maximum ambient air temperature  $(T_{A-Max})$  at which the device can operate can be calculated using Equation 5.

$$T_{A-Max} = T_{J-Max} - (R_{\theta JA} \times P_D)$$
 (5)

#### **Example:**

If  $I_{OUT}$  = 100 mA,  $V_{OUT}$  = 5 V,  $V_{IN}$  = 14 V,  $I_{QUIESCENT}$  = 250  $\mu A$  and  $R_{\theta JA}$  = 30°C/W, the continuous power dissipated in the device is 0.9 W. The rise in junction temperature due to power dissipation is 27°C. For a maximum junction temperature of 150°C, maximum ambient air temperature at which the device can operate is 123°C.

For adequate heat dissipation, it is recommended to solder the thermal pad (exposed heat sink) to a thermal land pad on the PCB. Doing this provides a heat conduction path from the die to the PCB and reduces overall package thermal resistance. Power derating curves for the TPS7A60xx-Q1 and TPS7A60xx-Q1 family of devices in the KTT (TO-263) and KVU (TO-252) packages are shown in Figure 28.




Figure 28. Power Derating Curves

For optimum thermal performance, TI recommends to use a high-K PCB with thermal vias between the ground plane and solder pad or thermal land pad. This is shown in Figure 29 (a) and (b). Further, the heat-spreading capabilities of a PCB can be considerably improved by using a thicker ground plane and a thermal land pad with a larger surface area.

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1



SLVSA62H - MARCH 2010 - REVISED MARCH 2016

www.ti.com

## **Power Dissipation and Thermal Considerations (continued)**




Figure 29. Using Multilayer PCB and Thermal Vias For Adequate Heat Dissipation

Keeping other factors constant, surface area of the thermal land pad contributes to heat dissipation only to a certain extent. Figure 30 shows the variation of  $R_{\theta JA}$  with surface area of the thermal land pad (soldered to the exposed pad) for KTT and KVU packages.




Figure 30.  $R_{\theta JA}$  vs Thermal Pad Area

Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TPS7A6033-Q1, TPS7A6050-Q1 TPS7A6133-Q1, TPS7A6150-Q1

www.ti.com

SLVSA62H - MARCH 2010 - REVISED MARCH 2016

## 12 Device and Documentation Support

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS7A6033-Q1	Click here	Click here	Click here	Click here	Click here
TPS7A6050-Q1	Click here	Click here	Click here	Click here	Click here
TPS7A6133-Q1	Click here	Click here	Click here	Click here	Click here
TPS7A6150-Q1	Click here	Click here	Click here	Click here	Click here

## 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and withoutrevision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Copyright © 2010-2016, Texas Instruments Incorporated

Submit Documentation Feedback



## **Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

21-May-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A6033QKTTRQ1	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR	-40 to 125	7A6033Q1	Samples
TPS7A6033QKVURQ1	ACTIVE	TO-252	KVU	5	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	7A6033Q1	Samples
TPS7A6050QKTTRQ1	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR	-40 to 125	7A6050Q1	Samples
TPS7A6050QKVURQ1	ACTIVE	TO-252	KVU	5	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	7A6050Q1	Samples
TPS7A6133QKVURQ1	ACTIVE	TO-252	KVU	5	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	7A6133Q1	Samples
TPS7A6150QKVURQ1	ACTIVE	TO-252	KVU	5	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	7A6150Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, Til Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (ROHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device

Addendum-Page 1



Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 21-May-2013

Important Information and Disclaimer: The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



## PACKAGE MATERIALS INFORMATION

www.ti.com 16-Apr-2014


#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 + P1 + B0 W Cavity - A0 +

- A0 Dimension designed to accommodate the component width
- B0 Dimension designed to accommodate the component length
- K0 Dimension designed to accommodate the component thickness
- W Overall width of the carrier tape
- P1 Pitch between successive cavity centers

#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A6033QKTTRQ1	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.8	4.9	16.0	24.0	Q2
TPS7A6033QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TPS7A6050QKTTRQ1	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.8	4.9	16.0	24.0	Q2
TPS7A6050QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TPS7A6133QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TPS7A6150QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2


Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 16-Apr-2014




#### \*All dimensions are nominal

7 til difficilisions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A6033QKTTRQ1	DDPAK/TO-263	KTT	5	500	340.0	340.0	38.0
TPS7A6033QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0
TPS7A6050QKTTRQ1	DDPAK/TO-263	KTT	5	500	340.0	340.0	38.0
TPS7A6050QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0
TPS7A6133QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0
TPS7A6150QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0



## **MECHANICAL DATA**

# KTT (R-PSFM-G5) PLASTIC FLANGE-MOUNT PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- Falls within JEDEC TO—263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.









NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.

  Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.








## **MECHANICAL DATA**

# KVU (R-PSFM-G5)

## PLASTIC FLANGE-MOUNT PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- The center lead is in electrical contact with the exposed thermal tab.
- D. Body Dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.006 (0,15) per side.
- E. Falls within JEDEC TO-252 variation AD.





## **LAND PATTERN DATA**

# KVU (R-PSFM-G5) PLASTIC FLANGE MOUNT PACKAGE Stencil Openings Based on a stencil thickness Example Board Layout of .127mm (.005inch). - 5,40 -4x2,20 4x2,40 6,20 0,30 ] 3,30 2,70 2,28 2,28 3,20 3,10 - 4x0,65 1,14 63% solder coverage on center pad 0,75 Example Golder Mask Opening (Note E) 3,20 <del>P</del>ad Geometry (Note C) 0,07 All Around 4211592-3/B 03/12

NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC—SM—782 is an alternate information source for PCB land pattern designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.





## **Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of TPS7A6050QKTTRQ1 - IC REG LDO 5V 0.3A DDPAK

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Applications**

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical

logic.ti.com Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Security

www.ti.com/security

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

**Products** 

Logic

**OMAP Applications Processors TI E2E Community** www.ti.com/omap e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated