

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor 74ABT244CSC

For any questions, you can email us directly: sales@integrated-circuit.com





May 1992 Revised November 1999

74ABT244

Octal Buffer/Line Driver with 3-STATE Outputs

General Description

The ABT244 is an octal buffer and line driver with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus-oriented transmitter/

Features


- Non-inverting buffers
- Output sink capability of 64 mA, source capability of
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF
- Guaranteed simultaneous switching, noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability
- Disable time less than enable time to avoid bus conten-

Ordering Code:

Order Number	Package Number	Package Description						
74ABT244CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body						
74ABT244CSJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide						
74ABT244CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide						
74ABT244CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide						
74ABT244CPC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide						

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram



Pin Descriptions

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	Output Enable Input
	(Active LOW)
I ₀ -I ₇	Inputs
O ₀ -O ₇	Outputs

Truth Table

OE ₁	I ₀₋₃	O ₀₋₃	OE ₂	I ₄₋₇	0 ₄₋₇
Н	Х	Z	Н	Х	Z
L	Н	Н	L	Н	Н
L	L	L	L	L	L

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance

Distributor of Fairchild Semiconductor: Excellent Integrated System LimitedDatasheet of 74ABT244CSC - IC BUFF/DVR TRI-ST DUAL 20SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

74ABT244

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Storage Temperature -6
Ambient Temperature under Bias -5
Junction Temperature under Bias -5

-55°C to +125°C -55°C to +150°C

10V

 V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V Input Voltage (Note 2) -0.5V to +7.0V Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disabled or

 $\begin{array}{ll} \mbox{Power-Off State} & -0.5\mbox{V to } 5.5\mbox{V} \\ \mbox{in the HIGH State} & -0.5\mbox{V to } \mbox{V}_{\mbox{CC}} \end{array}$

Current Applied to Output

Over Voltage Latchup (I/O)

in LOW State (Max) $\mbox{twice the rated $I_{\rm OL}$ (mA)$} \\ \mbox{DC Latchup Source Current} \\ \mbox{-500 mA}$

Free Air Ambient Temperature -40°C to $+85^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Minimum Input Edge Rate (ΔV/Δt)

Data Input 50 mV/ns
Enable Input 20 mV/ns

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	2.5			V	Min	$I_{OH} = -3 \text{ mA}$
		2.0			V	Min	$I_{OH} = -32 \text{ mA}$
V _{OL}	Output LOW Voltage			0.55			I _{OL} = 64 mA
I _{IH}	Input HIGH Current			1	μА	Max	V _{IN} = 2.7V (Note 4)
				1			$V_{IN} = V_{CC}$
I _{BVI}	Input HIGH Current Breakdown Test			7	μА	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Current			-1	μА	Max	V _{IN} = 0.5V (Note 4)
				-1	μΑ	IVIAX	$V_{IN} = 0.0V$
V _{ID}	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \mu A$
							All Other Pins Grounded
l _{OZH}	Output Leakage Current			10	μΑ	0 – 5.5V	$V_{OUT} = 2.7V; \overline{OE}_n = 2.0V$
l _{OZL}	Output Leakage Current			-10	μΑ	0 – 5.5V	$V_{OUT} = 0.5V; \overline{OE}_n = 2.0V$
los	Output Short-Circuit Current	-100		-275	mA	Max	V _{OUT} = 0.0V
I _{CEX}	Output High Leakage Current			50	μА	Max	$V_{OUT} = V_{CC}$
I _{ZZ}	Bus Drainage Test			100	μА	0.0	V _{OUT} = 5.5V; All Others GND
Іссн	Power Supply Current			50	μА	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			30	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current			50	μΑ	Max	$\overline{OE}_n = V_{CC}$
							All Others at V _{CC} or Ground
Гсст	Additional I _{CC} /Input Outputs Enabled			2.5	mA		$V_1 = V_{CC} - 2.1V$
	Outputs 3-STATE			2.5	mA	Max	Enable Input V _I = V _{CC} - 2.1V
	Outputs 3-STATE			50	μА		Data Input V _I = V _{CC} – 2.1V
							All Others at V _{CC} or Ground
I _{CCD}	Dynamic I _{CC} No Load				mA/		Outputs OPEN
	(Note 4)			0.1	MHz	Max	$\overline{OE}_n = GND$, (Note 3)
							One Bit Toggling, 50% Duty Cycle

Note 3: For 8 bits toggling, $I_{CCD} < 0.8 \text{ mA/MHz}.$

Note 4: Guaranteed, but not tested.



DC Electrical Characteristics

(SOIC package)

Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions $C_L = 50 \text{ pF},$ $R_L = 500\Omega$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.5	0.8	V	5.0	T _A = 25°C (Note 5)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.3	-0.8		V	5.0	T _A = 25°C (Note 5)
V _{OHV}	Minimum HIGH Level Dynamic Output Voltage	2.7	3.1		V	5.0	T _A = 25°C (Note 7)
V_{IHD}	Minimum HIGH Level Dynamic Input Voltage	2.0	1.5		V	5.0	T _A = 25°C (Note 6)
V _{ILD}	Maximum LOW Level Dynamic Input Voltage		1.1	0.8	V	5.0	T _A = 25°C (Note 6)

Note 5: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested

Note 6: Max number of data inputs (n) switching. n-1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}) , 0V to threshold (V_{IHD}) . Guaranteed, but not tested.

Note 7: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

AC Electrical Characteristics

(SOIC and SSOP package)

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5V$ $C_L = 50 \text{ pF}$			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_L = 50 \text{ pF}$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	1.0	2.5	3.6	1.0	5.3	1.0	3.6	20
t _{PHL}	Data to Outputs	1.0	2.3	3.6	1.0	5.0	1.0	3.6	ns
t _{PZH}	Output Enable	1.5	3.5	6.0	0.8	6.5	1.5	6.0	
t _{PZL}	Time	1.5	3.6	6.0	1.2	7.9	1.5	6.0	ns
t _{PHZ}	Output Disable	1.7	3.5	5.6	1.2	7.6	1.7	5.6	ns
t _{PLZ}	Time	1.7	3.3	5.6	1.0	7.9	1.7	5.6	115

Extended AC Electrical Characteristics

(SOIC par	ckage)								
		T_A =40°C to +85°C V_{CC} = 4.5V=5.5V C_L = 50 pF 8 Outputs Switching			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$		
Symbol	Parameter				C _L = 2	C _L = 250 pF		C _L = 250 pF	
					1 Output Switching (Note 9)		8 Outputs Switching (Note 10)		
			(Note 8)						
		Min	Тур	Max	Min	Max	Min	Max	
f _{TOGGLE}	Max Toggle Frequency		100						MHz
t _{PLH}	Propagation Delay	1.5		5.0	1.5	6.0	2.5	8.5	ns
t _{PHL}	Data to Outputs	1.5		5.0	1.5	6.0	2.5	8.5	115
t _{PZH}	Output Enable Time	1.5		6.5	2.5	7.5	2.5	10.0	ns
t _{PZL}		1.5		6.5	2.5	7.5	2.5	12.0	115
t _{PHZ}	Output Disable Time	1.0 5.6		(Note 11)		(Note 11)		ns	
t _{PLZ}		1.0		5.6	(Note 11) (Note 11)		.6 11)	IIS	

Note 8: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 9: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 10: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 11: The 3-STATE delays are dominated by the RC network (500Ω , 250 pF) on the output and have been excluded from the datasheet.

Distributor of Fairchild Semiconductor: Excellent Integrated System Limited

74ABT244

Skew $T_A = -40^{\circ}C$ to $+85^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ V_{CC} = 4.5V-5.5V $V_{CC} = 4.5V - 5.5V$ $\boldsymbol{C_L} = 50~pF$ $\boldsymbol{C_L} = 250~pF$ Symbol Parameter Units 8 Outputs Switching 8 Outputs Switching (Note 14) (Note 15) Max Max Pin to Pin Skew toshl 0.8 1.8 ns (Note 12) **HL Transitions** toslh 0.8 1.8 ns (Note 12) LH Transitions Duty Cycle t_{PS} 1.0 2.5 ns (Note 16) LH-HL Skew Pin to Pin Skew tost 1.0 2.5 ns (Note 12) LH/HL Transitions Device to Device Skew t_{PV} 1.5 3.0 ns (Note 13) LH/HL Transitions

Note 12: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t_{OST}). The specification is guaranteed but not tested.

Note 13: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested

Note 14: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)

Note 15: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.


Note 16: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.

Capacitance


Symbol	Parameter	Тур	Units	Conditions T _A = 25°C
C _{IN}	Input Capacitance	5.0	pF	V _{CC} = 0V
C _{OUT} (Note 17)	Output Capacitance	9.0	pF	V _{CC} = 5.0V

Note 17: C_{OUT} is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com









20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body Package Number M20B










20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide Package Number MSA20


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



Distributor of Fairchild Semiconductor: Excellent Integrated System Limited Datasheet of 74ABT244CSC - IC BUFF/DVR TRI-ST DUAL 20SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

74ABT244 Octal Buffer/Line Driver with 3-STATE Outputs



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com