

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor NDC651N

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



**Distributor of Fairchild Semiconductor: Excellent Integrated System Limited** Datasheet of NDC651N - MOSFET N-CH 30V 3.2A SSOT6 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## FAIRCHILD

SEMICONDUCTOR TM

### NDC651N N-Channel Logic Level Enhancement Mode Field Effect Transistor

#### **General Description**


These N-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMICA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.


#### Features

- 3.2A, 30V.  $R_{DS(ON)} = 0.09\Omega$  @  $V_{GS} = 4.5V$  $R_{DS(ON)} = 0.06\Omega$  @  $V_{GS} = 10V.$
- Proprietary SuperSOT<sup>™</sup>-6 package design using copper lead frame for superior thermal and electrical capabilities.

March 1996

- High density cell design for extremely low R<sub>DS(ON)</sub>.
- Exceptional on-resistance and maximum DC current capability.





#### Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise note


| Symbol              | Parameter                               |           | NDC651N    | Units |
|---------------------|---|-----------|------------|-------|
| V <sub>DSS</sub>    | Drain-Source Voltage                    |           | 30         | V     |
| V <sub>GSS</sub>    | Gate-Source Voltage - Continuous        |           | 20         | V     |
| I <sub>D</sub>      | Drain Current - Continuous              | (Note 1a) | 3.2        | А     |
|                     | - Pulsed                                |           | 15         |       |
| P <sub>D</sub>      | Maximum Power Dissipation               | (Note 1a) | 1.6        | W     |
|                     |   | (Note 1b) | 1          |       |
|                     |   | (Note 1c) | 0.8        |       |
| T_,T <sub>stg</sub> | Operating and Storage Temperature Range |           | -55 to 150 | °C    |
| THERMA              | L CHARACTERISTICS                       |           |            | •     |
| R <sub>øja</sub>    | Thermal Resistance, Junction-to-Ambient | (Note 1a) | 78         | °C/W  |
| R <sub>øJC</sub>    | Thermal Resistance, Junction-to-Case    | (Note 1)  | 30         | °C/W  |

© 1997 Fairchild Semiconductor Corporation




| Symbol                 | Parameter                         | Conditions  |                        | Min | Тур   | Max  | Units |
|------------------------|-----------------------------------|---|------------------------|-----|-------|------|-------|
| OFF CHA                | ARACTERISTICS                     | ·   |                        |     |       |      |       |
| BV <sub>DSS</sub>      | Drain-Source Breakdown Voltage    | $V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$   |                        | 30  |       |      | V     |
| I <sub>DSS</sub>       | Zero Gate Voltage Drain Current   | $V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$   |                        |     |       | 1    | μA    |
|                        |                                   |   | T <sub>J</sub> = 55°C  |     |       | 10   | μA    |
|                        | Gate - Body Leakage, Forward      | $V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$   |                        |     |       | 100  | nA    |
| I <sub>GSSR</sub>      | Gate - Body Leakage, Reverse      | V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V  |                        |     |       | -100 | nA    |
| ON CHAI                | RACTERISTICS (Note 2)             | ·   |                        |     |       |      |       |
| V <sub>GS(th)</sub>    | Gate Threshold Voltage            | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$  |                        | 1   | 1.7   | 3    | V     |
|                        |                                   |   | T <sub>J</sub> = 125°C | 0.7 | 1.3   | 2.2  |       |
| R <sub>DS(ON)</sub>    | Static Drain-Source On-Resistance | $V_{GS} = 4.5 \text{ V}, I_{D} = 3.2 \text{ A}$   |                        |     | 0.068 | 0.09 | Ω     |
|                        |                                   |   | T <sub>J</sub> = 125°C |     | 0.095 | 0.18 |       |
|                        |                                   | $V_{GS} = 10 \text{ V}, I_{D} = 4 \text{ A}$  |                        |     | 0.042 | 0.06 |       |
| I <sub>D(on)</sub>     | On-State Drain Current            | $V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$  |                        | 10  |       |      | Α     |
| <b>g</b> <sub>FS</sub> | Forward Transconductance          | $V_{DS} = 10 \text{ V}, \text{ I}_{D} = 3.2 \text{ A}$  |                        |     | 6     |      | S     |
| DYNAMIC                | CHARACTERISTICS                   |   |                        |     |       |      |       |
| C <sub>iss</sub>       | Input Capacitance                 | $V_{DS} = 15 V, V_{GS} = 0 V,$<br>f = 1.0 MHz   |                        |     | 290   |      | pF    |
| C <sub>oss</sub>       | Output Capacitance                |   |                        |     | 180   |      | pF    |
| C                      | Reverse Transfer Capacitance      |   |                        |     | 60    |      | pF    |
| SWITCHI                | NG CHARACTERISTICS (Note 2)       |   |                        |     |       |      |       |
| t <sub>D(on)</sub>     | Turn - On Delay Time              | $V_{DD} = 10 \text{ V}, \text{ I}_{D} = 1 \text{ A},$ $V_{GEN} = 4.5 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ |                        |     | 9     | 20   | ns    |
| t,                     | Turn - On Rise Time               |   |                        |     | 19    | 30   | ns    |
| t <sub>D(off)</sub>    | Turn - Off Delay Time             |   |                        |     | 15    | 30   | ns    |
| t <sub>r</sub>         | Turn - Off Fall Time              |   |                        |     | 7     | 20   | ns    |
| Q <sub>g</sub>         | Total Gate Charge                 | $V_{\rm DS} = 15  \rm V,$   |                        |     | 10    | 20   | nC    |
| Q <sub>gs</sub>        | Gate-Source Charge                | $I_{\rm D} = 3.2 \text{A},  V_{\rm GS} = 10 \text{V}$   |                        |     | 1.2   |      | nC    |
| $Q_{_{gd}}$            | Gate-Drain Charge                 |   |                        |     | 2.6   |      | nC    |






NDC651N Rev. D1






NDC651N Rev. D1









NDC651N Rev. D1



#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>TM</sup> CoolFET<sup>TM</sup> CROSSVOLT<sup>TM</sup>  $E^2CMOS^{TM}$ FACT<sup>TM</sup> FACT Quiet Series<sup>TM</sup> FAST<sup>®</sup> FAST<sup>®</sup> FASTr<sup>TM</sup> GTO<sup>TM</sup> HiSeC<sup>TM</sup> ISOPLANAR™ MICROWIRE™ POP™ PowerTrench® QFET™ QS™ Quiet Series™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8

SyncFET™ TinyLogic™ UHC™ VCX™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### Definition of Terms

| Datasheet Identification | Product Status            | Definition  |  |  |  |
|--------------------------|---------------------------|---|--|--|--|
| Advance Information      | Formative or<br>In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.  |  |  |  |
| Preliminary              | First Production          | This datasheet contains preliminary data, and<br>supplementary data will be published at a later date.<br>Fairchild Semiconductor reserves the right to make<br>changes at any time without notice in order to improve<br>design. |  |  |  |
| No Identification Needed | Full Production           | This datasheet contains final specifications. Fairch<br>Semiconductor reserves the right to make changes<br>any time without notice in order to improve design.   |  |  |  |
| Obsolete                 | Not In Production         | This datasheet contains specifications on a product<br>that has been discontinued by Fairchild semiconductor.<br>The datasheet is printed for reference information only.   |  |  |  |