

July 2015

FDMC2514SDC

N-Channel Dual CoolTM 33 PowerTrench[®] SyncFETTM 25 V, 40 A, 3.5 m Ω

Features

- Dual CoolTM Top Side Cooling PQFN package
- Max $r_{DS(on)}$ = 3.5 m Ω at V_{GS} = 10 V, I_D = 22.5 A
- Max r_{DS(on)} = 4.7 mΩ at V_{GS} = 4.5 V, I_D = 18 A
- High performance technology for extremely low r_{DS(on)}
- SyncFET Schottky Body Diode
- RoHS Compliant




General Description

This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench[®] process. Advancements in both silicon and Dual CoolTM package technologies have been combined to offer the lowest $r_{DS(on)}$ while maintaining excellent switching performance by extremely low Junction-to-Ambient thermal resistance. This device has the added benefit of an efficient monolithic Schottky body diode.

Applications

- Synchronous Rectifier for DC/DC Converters
- Telecom Secondary Side Rectification
- High End Server/Workstation Vcore Low Side



MOSFET Maximum Ratings $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter			Ratings	Units	
V _{DS}	Drain to Source Voltage			25	V	
V _{GS}	Gate to Source Voltage		(Note 4)	±20	V	
	Drain Current -Continuous (Package limited)	T _C = 25 °C		40		
	-Continuous (Silicon limited)	T _C = 25 °C		106	_	
D	-Continuous	T _A = 25 °C	(Note 1a)	24	A	
	-Pulsed			200		
E _{AS}	Single Pulse Avalanche Energy (Note		(Note 3)	84	mJ	
dv/dt	Peak Diode Recovery dv/dt		(Note 5)	2.0	V/ns	
D	Power Dissipation	T _C = 25 °C		60	w	
P _D	Power Dissipation	T _A = 25 °C	(Note 1a)	3.0	VV	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C	

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Top Source)	5.8	
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	2.1	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	42	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1b)	105	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1i)	17	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1j)	26	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	12	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
2514S	FDMC2514SDC	Dual Cool TM 33	13"	12 mm	3000 units
 		4			

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	octeristics					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 1 mA, V _{GS} = 0 V	25			V
ΔBV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 10 mA, referenced to 25 °C		21		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 20 V, V _{GS} = 0 V			500	μΑ
I _{GSS}	Gate to Source Leakage Current, Forward	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
On Chara	cteristics					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 1 \text{ mA}$	1.2	1.7	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{.1}}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 10 \text{ mA}$, referenced to 25 °C		-5		mV/°C
0		V _{GS} = 10 V, I _D = 22.5 A		2.5	3.5	
r _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 18 \text{ A}$		3.6	4.7	mΩ
00(01)		V _{GS} = 10 V, I _D = 22.5 A, T _J = 125 °C		3.5	4.5	1
9 _{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, \text{ I}_{D} = 22.5 \text{ A}$		122		S
C _{oss} C _{rss} Rg	Output Capacitance Reverse Transfer Capacitance Gate Resistance	f = 1 MHz		596 134 1.1	795 205	pF pF
'`g					24	0
Switching					2.4	Ω
	g Characteristics					
t _{d(on)}		Vop = 13 V lp = 22 5 A		11 3.6	2.4 22 10	Ω ns ns
t _{d(on)} t _r	g Characteristics Turn-On Delay Time	V_{DD} = 13 V, I _D = 22.5 A, V _{GS} = 10 V, R _{GEN} = 6 Ω		11	22	ns
t _{d(on)} t _r t _{d(off)}	g Characteristics Turn-On Delay Time Rise Time			11 3.6	22 10	ns ns
t _{d(on)} t _r t _{d(off)} t _f	g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		11 3.6 26	22 10 41	ns ns ns
t _{d(on)} t _r t _{d(off)} t _f Q _g	g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V} \text{ to } 10 \text{ V}$		11 3.6 26 3	22 10 41 10	ns ns ns ns
t _{d(on)} t _r t _{d(off)} t _f Q _g Q _g	y Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		11 3.6 26 3 31	22 10 41 10 44	ns ns ns ns nC
t _{d(on)} t _r t _{d(off)} t _f Q _g Q _g Q _{gs}	y Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 13 \text{ V},$		11 3.6 26 3 31 14	22 10 41 10 44	ns ns ns ns nC nC
t _{d(on)} t _r t _{d(off)} t _f Q _g Q _g Q _{gs} Q _{gd}	y Characteristics Tum-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Gate Charge	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 13 \text{ V},$		11 3.6 26 3 31 14 6.5	22 10 41 10 44	ns ns ns nC nC nC
t _{d(on)} t _r t _{d(off)} t _f Q _g Q _g Q _{gs} Q _{gd} Drain-So t	y Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Gate Charge Gate to Drain "Miller" Charge urce Diode Characteristics	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 13 \text{ V},$ $I_{D} = 22.5 \text{ A}$		11 3.6 26 3 31 14 6.5	22 10 41 10 44	ns ns ns nC nC nC
t _{d(on)} t _r t _{d(off)} t _f Q _g Q _g Q _{gs} Q _{gd}	y Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Gate Charge Gate to Drain "Miller" Charge	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 13 \text{ V},$		11 3.6 26 3 31 14 6.5 3.9	22 10 41 10 44 20	ns ns ns nC nC nC
t _{d(on)} t _r t _{d(off)} t _f Q _g Q _{gs} Q _{gg} Q _{gd} Drain-So t	y Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Gate Charge Gate to Drain "Miller" Charge urce Diode Characteristics	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 13 \text{ V},$ $I_{D} = 22.5 \text{ A}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = 22.5 \text{ A}$ (Note 2)		11 3.6 26 3 31 14 6.5 3.9 0.79	22 10 41 10 44 20	ns ns ns nC nC nC nC

FDMC2514SDC N-Channel Dual CoolTM 33 PowerTrench[®] SyncFETTM

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Top Source)	5.8	
$R_{ extsf{ heta}JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	2.1	
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	42	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	105	
R _{θJA}	Thermal Resistance, Junction to Ambient	(Note 1c)	29	
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1d)	40	
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	(Note 1e)	19	80 AM
R _{0JA}	Thermal Resistance, Junction to Ambient	(Note 1f)	23	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	(Note 1g)	30	
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	(Note 1h)	79	
R _{θJA}	Thermal Resistance, Junction to Ambient	(Note 1i)	17	
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	(Note 1j)	26	
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	12	
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction to Ambient	(Note 1I)	16	

NOTES:

1. R_{0JA} is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. R_{0JC} is guaranteed by design while R_{0CA} is determined by the user's board design.



a. 42 °C/W when mounted on a 1 in² pad of 2 oz copper



b. 105 °C/W when mounted on a minimum pad of 2 oz copper

c. Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in² pad of 2 oz copper
 d. Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper

e. Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in² pad of 2 oz copper

f. Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper

g. 200FPM Airflow, No Heat Sink,1 in² pad of 2 oz copper

h. 200FPM Airflow, No Heat Sink, minimum pad of 2 oz copper

i. 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in² pad of 2 oz copper

j. 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper

k. 200FPM Airflow, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in² pad of 2 oz copper

I. 200FPM Airflow, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper


2. Pulse Test: Pulse Width < 300 $\mu s,$ Duty cycle < 2.0%.

3. E_{AS} of 84 mJ is based on starting T_J = 25 °C, L = 1 mH, I_{AS} = 13 A, V_{DD} = 23 V, V_{GS} = 10 V. 100% test at L = 0.3 mH, I_{AS} = 20 A.

4. As an N-ch device, the negative Vgs rating is for low duty cycle pulse ocurrence only. No continuous rating is implied.


5. $I_{SD} \leq$ 22.5 A, di/dt \leq 200 A/µs, $V_{DD} \leq$ $BV_{DSS},$ Starting T_J = 25 $^oC.$


www.fairchildsemi.com



FDMC2514SDC N-Channel Dual CoolTM 33 PowerTrench[®] SyncFETTM

©2010 Fairchild Semiconductor Corporation FDMC2514SDC Rev.1.4 www.fairchildsemi.com





FDMC2514SDC Rev.1.4

FDMC2514SDC N-Channel Dual CoolTM 33 PowerTrench[®] SyncFETTM

Typical Characteristics (continued)

SyncFET Schottky body diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 13 shows the reverse recovery characteristic of the FDMC2514SDC.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 13. FDMC2514SDC SyncFET body diode reverse recovery characteristic





Figure 14. SyncFET body diode reverse leakage versus drain-source voltage





* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <u>HTTP://WWW.FAIRCHILDSEMI.COM</u>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms				
Datasheet Identification Product Status		Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 177