

## **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Peregrine Semiconductor PE43601MLI-Z

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>





# Product Specification PE43601

## Product Description

Figure 1. Package Type

32-lead 5x5x0.85 mm QFN Package

The PE43601 is a HaRP<sup>TM</sup>-enhanced, high linearity, 6-bit RF Digital Step Attenuator (DSA). This highly versatile DSA covers a 15.75 dB attenuation range in 0.25 dB steps. The Peregrine 50 $\Omega$  RF DSA provides a serial-addressable CMOS control interface. It maintains high attenuation accuracy over frequency and temperature and exhibits very low insertion loss and low power consumption. Performance does not change with V<sub>DD</sub> due to on-board regulator. This next generation Peregrine DSA is available in a 5x5 mm 32-lead QFN footprint.

The PE43601 is manufactured on Peregrine's UltraCMOS<sup>™</sup> process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

#### 50 Ω RF Digital Attenuator 6-bit, 15.75 dB, 9 kHz - 6.0 GHz


#### Features

- HaRP<sup>™</sup>-enhanced UltraCMOS<sup>™</sup> device
- Attenuation: 0.25 dB steps to 15.75 dB
- High Linearity: Typical +58 dBm IIP3
  Excellent low frequency performance
- 3.3 V or 5.0 V Power Supply Voltage
- Fast switch settling ti
  - Programming Modes:
    - Direct Parallel
    - Latched Parallel
  - Serial-Addressable Program up to eight addresses 000 -111
  - Serial Two-Byte Protocol: Address and Data Word
- High-attenuation state @ power-up (PUP)
- CMOS Compatible

C DC blocking capacitors required

Packaged in a 32-lead 5x5x0.85 mm QFN

Figure 2. Functional Schematic Diagram



©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com






PE43601 Product Specification

#### Table 1. Electrical Specifications @ +25°C, $V_{DD}$ = 3.3 V or 5.0 V

Parameter	Test Conditions	Frequency	Min	Typical	Max	Units
Frequency Range			9 kHz		6 GHz	
Attenuation Range	0.25 dB Step			0 – 15.75		dB
Insertion Loss		9 kHz <i>≤</i> 6 GHz		2.3	2.8	dB
Attenuation Error	0 dB - 15.75 dB Attenuation settings 0 dB - 15.75 dB Attenuation settings	9 kHz < 4 GHz 4 GHz <i>≤</i> 6 GHz			$\pm (0.2 + 4\%) \\ \pm (0.4 + 8\%)$	dB dB
Return Loss		9 kHz - 6 GHz		18		dB
Relative Phase	All States	9 kHz - 6 GHz		20		deg
P1dB (note 1)	Input	20 MHz - 6 GHz	30	32		dBm
IIP3	Two tones at +18 dBm, 20 MHz spacing	20 MHz - 6 GHz		57		dBm
Typical Spurious Value		1 MHz		-110		dBm
Video Feed Through				10		mVpp
Switching Time	50% CTRL to 10% / 90% RF			650		ns
RF Trise/Tfall	10% / 90% RF			400		ns
Settling Time	RF settled to within 0.05 dB of final value RBW = 5 MHz, Averaging ON.			4	NV	μs

Note 1. Please note Maximum Operating Pin (50 $\Omega$ ) of +23dBm as shown in Table 3.


#### **Performance Plots**





#### PE43601 Product Specification











PE43601 Product Specification





## Figure 18. Pin Configuration (Top View)



#### Table 2. Pin Descriptions

#### **Electrostatic Discharge (ESD) Precautions**

Peregrine

When handling this UltraCMOS<sup>™</sup> device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating.

#### Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS™ devices are immune to Jatch-up.

#### Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE43601 in the 32-lead 5x5 QFN package is MSL1.

#### **Switching Frequency**

The PE43601 has a maximum 25 kHz switching rate. Switching rate is defined to be the speed at which the DSA can be toggled across attenuation states.

## xposed Solder Pad Connection

The exposed solder pad on the bottom of the package must be grounded for proper device operation.

Pin No.	Pin Name	Description	
1	N/C	No Connect	
2	V <sub>DD</sub>	Power supply pin	
3	₽/S	Serial/Parallel mode select	
4	A0	Address bit A0 connection	
5, 6, 8 - 17, 19, 20, 26	GND	Ground	
7	RF1	RF1 port	
18	RF2	RF2 part	
21	A2	Address bit A2 connection	
22	A1	Address bit A1 connection	7.
23	LE	Serial interface Latch Enable input	
24	CLK	Serial interface Clock input	
25	SI	Serial interface Data input	
27	C8 (D5)	Parallel control bit, 80B	
28	C4 (D4)	Parallet control bit, 4 dB	
29	C2 (D3)	Parallel control bit, 2 dB	
30	C1 (D2)	Parallel control bit, 1 dB	
31	C0.5 (D1)	Parallel control bit, 0.5 dB	
32	C0.25 (D0)	Parallel control bit, 0.25 dB	
Paddle	GND	Ground for proper operation	
Note: Ground	C0.25, C0.5,	C1 C2, C4, C8 if not in use.	

Document No. 70-0253-05 | www.psemi.com

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.





PE43601 Product Specification

#### **Table 3. Operating Ranges**

Parameter	Min	Тур	Max	Units
V <sub>DD</sub> Power Supply Voltage	3.0	3.3		V
V <sub>DD</sub> Power Supply Voltage		5.0	5.5	V
IDD Power Supply Current		70	350	μA
Digital Input High	2.6		5.5	V
P <sub>IN</sub> Input power (50Ω): 9 kHz <i>≤</i> 20 MHz 20 MHz <i>≤</i> 6 GHz			See fig. 19 +23	dBm dBm
T <sub>OP</sub> Operating temperature range	-40	25	85	°C
Digital Input Low	0		1	V
Digital Input Leakage <sup>1</sup>			15	μA


Note 1. Input leakage current per Control pin

Symbol	Parameter/Conditions	Min	Max	Units
V <sub>DD</sub>	Power supply voltage	-0.3	6.0	V
VI	Voltage on any Digital input	-0.3	5.8	V
P <sub>IN</sub>	Input power (50Ω) 9 kHz ≤20 MHz 20 MHz ≤6 GHz		See fig. 19 +23	dBm dBm
T <sub>ST</sub>	Storage temperature range	-65	150	°C
V <sub>ESD</sub>	ESD voltage (HBM) <sup>1</sup> ESD voltage (Machine Model)		500 100	V V

#### Table 4. Absolute Maximum Ratings

Note: 1. Human Body Model (HBM, MIL\_STD 883 Method 3015.7)

Exceeding absolute maximum ratings may hause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.



©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0253-05 | UltraCMOS™ RFIC Solutions



#### PE43601

**Product Specification** 



h Table Attenuation Setting RF1-RF2

Reference I.L.

0.25 dB

0.5 dB 1 dB

2 dB

4 dB

8 dB

15.75 dB

#### **Table 5. Control Voltage**

State	Bias Condition
Low	0 to +1.0 Vdc at 2 μA (typ)
High	+2.6 to +5 Vdc at 10 μA (typ)

#### **Table 6. Latch and Clock Specifications**

Latch Enable	Shift Clock	Function
Х	↑ (	Shift Register Clocked
↑	Х	Contents of shift register transferred to attenuator core

#### Table 8. Address Word Truth Table

	Address Word											
A7 (MSB)	A6	A5	A4	A3	A2	A1	A0	Address Setting				
Х	Х	Х	Х	Х	L	L	L	000				
Х	Х	Х	Х	Х	L	L	Н	001				
Х	Х	Х	Х	Х	L	H	L	010				
Х	Х	Х	Х	Х	L	Н	Н	011				
Х	Х	Х	Х	Х	Н	L	L	100				
Х	Х	Х	Х	Х	<b>Th</b>	L.	н	101				
Х	Х	Х	Х	X	H	H	L	110				
Х	Х	Х	Х	X	Н	H	Н	111				
		·										

#### Table 7. Parallel Truth Table

Tabl	e 7. I	Paral	lel Tr	uth T	able		Tab	le 9.	Seri	ial A	tenu	atior	וWo ו	ď
	Para	allel Co	ntrol S	etting		Attenuation Setting			A	ttenua	tion W	ord	. 1	
D5	D4	D3	D2	D1	D0	RF1-RF2	D7	D6	D5	D4	D3	D2	<b>P</b> 1	(L
L	L	L	L	L	L	Reference I.L.	L	L			L	L		
L	L	L	L	L	н	0.25 dB	L	L	L	L	L			
L	L	L	L	н	L	0.5 dB		L	L	L	A	Ļ,	н	
L	L	L	н	L	L	1 dB	L	L	L			Ч	L	
L	L	н	L	L	L	2 dB		L	L		Н	L	L	
L	Н	L	L	L	L	4 dB	L	L		H	L	L	L	
Н	L	L	L	L	L	8 dB	L	L	V	L	L	L	L	
Н	Н	Н	Н	Н	Н	15.75 dB	L	Ļ	H	н	н	н	н	

#### Table 10. Serial-Addressable Register Map

Bits car to logic high or logic low

MSB (la: ↓	MSB (last in)											LSB	ß (first in) ↓		
Q15	Q14	Q13	Q12	Q11	Q10	09	Q8	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0
A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
								J				_			

Address Wor

Attenuation Word

irectly from the attenuation value. For example, to program the 12.75 dB state Attenuation Word is derived at address 3:

ord: XXXXX011 Addre

Word: Multiply by 4 and convert to binary  $\rightarrow$  4 \* 12.75 dB  $\rightarrow$  51  $\rightarrow$  00110011 tte uati put: XXXXX01100110011

Document No. 70-0253-05 | www.psemi.com

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.





**Programming Options** 

#### **Parallel/Serial Selection**

Either a parallel or serial-addressable interface can be used to control the PE43601. The P/S bit provides this selection, with  $\overline{P}/S=LOW$  selecting the parallel interface and P/S=HIGH selecting the serialaddressable interface.

#### **Parallel Mode Interface**

The parallel interface consists of six CMOScompatible control lines that select the desired attenuation state, as shown in Table 7.

The parallel interface timing requirements are defined by Fig. 21 (Parallel Interface Timing Diagram), Table 12 (Parallel Interface AC Characteristics), and switching speed (Table 1).

For *latched*-parallel programming the Latch Enable (LE) should be held LOW while changing attenuation state control values, then pulse LE HIGH to LOW (per Fig. 21) to latch new attenuation state into device.

For *direct* parallel programming, the Latch End ble (LE) line should be pulled HIGH. Changing attenuation state control values will change de :e state to new attenuation. Direct Mode is ideal for manual control of the device (using hardwire. switches, or jumpers).

#### Serial-Addressable Interfac

The serial-addressable interface 16-bit serial-in, parallel-out shift register buffered by a transparent latch. The 16-bits make up two words comprised of 8-bits each. The first word is the Attenuation Word which controls the state of the DSA. The second word is the Address Word, which is compared to the static (or programmed) logical states of the A0, A1 and A2 digital inputs. If there is an address match, the DSA changes state, otherwise is current state will remain unchanged. Fig. 20 Hustrates an example timing diagram for programming a state. It is required that all parallel control inputs be arounded when the DS used in serialaddressable mode

The serial-addressable interface is controlled using three CMOS-compatible signals: Serial-In (SI), Clock (CLK) and Latch Enable (LE). The SI and allow data to be serially entered into the CLK inpu

shift register. Serial data is clocked in LSB first, beginning with the Attenuation Word.

PE43601

**Product Specification** 

The shift register must be loaded while LE is held LOW to prevent the attenuator value from changing as data is entered. The LE input should then be toggled HIGH and brought LOW again, latching the new data into the DSA. Address word and attenuation word truth tables are listed in Table 8 & *Table 9*, respectively. A programming example of the Serial-Addressable register is illustrated in *Table 10*. The serial-addressable timing diagram is illustrated in Fig. 20.

#### **Power-up Control Settings**

The PE43701 will always initialize to the n aximum attenuation setting (15.75 dB) on power-up for both the serial-addressable and latened-parallel modes of operation and will remain in this setting until the user latches in the next programming word. In directparallel mode, the DSA can be preset to any state thin the 15.75 dB range by pre-setting the parallel control pins prior to power up. In this mode, there is a 400- $\mu$ s delay between the time the DSA is powered-up to the time the desired state is set. During this power-up delay, the device to the maximum attenuation setting attenuates (15.75 dB) before defaulting to the user defined state. If the control pins are left floating in this mode during power-up, the device will default to the minimum attenuation setting (insertion loss state).

Dynamic operation between serial-addressable and parallel programming modes is possible.

If the DSA powers up in serial-addressable mode ( $\overline{P}$ / S = HIGH), all the parallel control inputs DI[6:0] must be set to logic low. Prior to toggling to parallel mode. the DSA must be programmed serially to ensure D[7] is set to logic low.

If the DSA powers up in either latched or directparallel mode, all parallel pins DI[6:0] must be set to logic low prior to toggling to serial-addressable mode  $(\overline{P}/S = HIGH)$ , and *held* low until the DSA has been programmed serially to ensure bit D[7] is set to logic low.

The sequencing is only required once on powerup. Once completed, the DSA may be toggled between serial-addressable and parallel programming modes at will.

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.


Document No. 70-0253-05 | UltraCMOS™ RFIC Solutions


Page 8 of 13



PE43601 Product Specification







Document No. 70-0253-05 | www.psemi.com

T<sub>PD</sub>

gital register delay (internal)

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

10

ns

-





PE43601 Product Specification

## **Evaluation Kit**

The Digital Attenuator Evaluation Kit board was designed to ease customer evaluation of the PE43601 Digital Step Attenuator.

Direct-Parallel Programming Procedure For automated direct-parallel programming, connect the test harness provided with the EVK from the parallel port of the PC to the J1 & Serial header pin and set the D0-D5 SP3T switches to the 'MIDDLE' toggle position. Position the Parallel/Serial (P/S) select switch to the Parallel (or left) position. The evaluation software is written to operate the DSA in either Parallel or Serial-Addressable Mode. Ensure that the software is set to program in *Direct-Parallel* mode. Using the software, enable or disable each setting to the desired attenuation state. The software automatically programs the DSA each time an attenuation state is enabled or disabled.

For manual direct-parallel programming, disconnect the test harness provided with the from the J1 and Serial header pins. Position the Parallel/Serial ( $\overline{P}/S$ ) select switch to the Parallel (or left) position. The LE pin on the Serial header must be tied to logic high. Switches D0-D5 and SP3T switches which enable the user to manually program the parallel bits. When any input D0-D5 is toggled 'UP', logic high is presented to the parallel input. When toggled 'DOWN', logic low is presented to the parallel input. etting D0-D5 to the 'MIDDLE' toggle position presents on OPEN which forces an on-chip logic low. Table 7 depic the parallel programming truth tab e and Fig. 2 illustrates the parallel programming timin diagram.

Latched-Parallel Programming Procedure For automated latched-parallel programming, the procedure is identical to the direct-parallel method. The user only must ensure that Latched-Parallel is selected in the software.




©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0253-05 UltraCMOS™ RFIC Solutions

Figure 22. Evaluation Board Layout

Peregrine Specification 101-0312



For manual latched-parallel programming, the procedure is identical to direct-parallel except now the LE pin on the Serval header must be logic low as the parallel bits are applied. The user must then pulse LB from OV to  $V_{DD}$  and back to OV to latch the programming word into the DSA. LE must be logic low prior to programming the next word.

Senal-Addressable Programming Procedure Position the Parallel/Serial ( $\overline{P}/S$ ) select switch to the Serial (or right) position. Prior to programming, the user must define an address setting using the ADD header pin. Jump the middle pins on the ADD header A0-A2 (or lower) row of pins to set logic high, or jump the middle pins to the upper row of pins to set logic low. If the ADD pins are left open, then 000 become the default address. The evaluation software is written to operate the DSA in either Parallel or Serial-Addressable Mode. Ensure that the software is set to program in Serial-Addressable mode. Using the software, enable or disable each setting to the desired attenuation state. The software automatically programs the DSA each time an attenuation state is enabled or disabled.

Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com




PE43601 Product Specification



#### Figure 23. Evaluation Board Schematic

Peregrine Specification 102-0381








PE43601 Product Specification

## Figure 25. Tape and Reel Drawing



Order Code Part Marking	Description	Package	Shipping Method
PE43601MLI 43601	PE43601 G - 32QFN 5x5mm-75A	Green 32-lead 5x5mm QFN	Bulk or tape cut from reel
PE43601MLI-Z 43601	PE43601 G - 32QFN 5x5mm-3000C	Green 32-lead 5x5mm QFN	3000 units / T&R
EK43601 01 43601	PE43601 – 32QFN 5x5mm-EK	Evaluation Kit	1 / Box

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0253-05

UltraCMOS<sup>™</sup> RFIC Solutions

Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com



#### PE43601 Product Specification



#### Sales Offices

#### The Americas

#### **Peregrine Semiconductor Corporation**

9380 Carroll Park Drive San Diego, CA 92121 Tel: 858-731-9400 Fax: 858-731-9499

#### Europe

#### Peregrine Semiconductor Europe

Bâtiment Maine 13-15 rue des Quatre Vents F-92380 Garches, France Tel: +33-1-4741-9173 Fax : +33-1-4741-9173

#### **High-Reliability and Defense Products**

Americas San Diego, CA, USA Phone: 858-731-9475 Fax: 848-731-9499

*Europe/Asia-Pacific* Aix-En-Provence Cedex 3, France Phone: +33-4-4239-3361 Fax: +33-4-4239-7227

For a list of representatives in your area, please refer to our Web site at: www.psemi.com

## **Data Sheet Identification**

#### Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without police.

#### Preliminary Specification

The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time whout notice in order to supply the best possible product.

## Product Specification

The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

Document No. 70-0253-05 | www.psemi.com

Peregrine Semiconductor, Asia Pacific (APAC)

Shanghai, 200040, P.R. China Tel: +86-21-5836-8276 Fax: +86-21-5836-7652

#### Peregrine Semiconductor, Kore

#B-2607, Kolon Tripolis, 210 Geumgok-dong, Bundang-gu, Seongnem-si Gyeonggi-do, 463-943, South Korea Tel: +82-31-728-3930 Fax: +82-31-728-3940

#### Peregrine Semiconductor K.K., Japan

Teikoku Hotel Toweh 10B-6 1-1-1 Uchisaiwai-cho, Chyoda-ku Tokyo 100-0011 Japan Tel: +81-3-3502-5211 Fax: +81-3-3502-5213

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS, HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp.

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.