

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN74ABT574ADWR

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74ABT574ADWR - IC D-TYPE POS TRG SNGL 20SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

•


SN54ABT574, SN74ABT574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCBS191F - JANUARY 1991 - REVISED SEPTEMBER 2003

Latch-Up Performance Exceeds 500 mA Per

- Typical V_{OLP} (Output Ground Bounce) <1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Ioff Supports Partial-Power-Down Mode Operation
- **JEDEC Standard JESD 17 ESD Protection Exceeds JESD 22**
- 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

SN54ABT574 J OR W PACKAGE SN74ABT574A DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)									
	1	\int_{20}] v _{cc}						
1D [2	19] 1Q						
2D [3	18] 2Q						
3D [4	17] 3Q						
4D [5	16] 4Q						
5D [6	15] 5Q						
6D [7	14] 6Q						
7D [8	13] 7Q						
8D [9	12] 8Q						
GND [10	11] CLK						





description/ordering information

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

ORDERING INFORMATION										
T _A	PACKAGE	ł	ORDERABLE PART NUMBER	TOP-SIDE MARKING						
	PDIP – N	Tube	SN74ABT574AN	SN74ABT574AN						
−40°C to 85°C	QFN – RGY	Tape and reel	SN74ABT574ARGYR	AB574A						
		Tube	SN74ABT574ADW							
	SOIC – DW	Tape and reel	SN74ABT574ADWR	ABT574A						
	SOP – NS	Tape and reel	SN74ABT574ANSR	ABT574A						
-40°C to 85°C	SSOP – DB	Tape and reel	SN74ABT574ADBR	AB574A						
		Tube	SN74ABT574APW	405744						
	TSSOP – PW	Tape and reel	SN74ABT574APWR	AB574A						
	VFBGA – GQN	T	SN74ABT574AGQNR	105744						
	VFBGA – ZQN (Pb-free)	Tape and reel	SN74ABT574AZQNR	AB574A						
	CDIP – J	Tube	SNJ54ABT574J	SNJ54ABT574J						
–55°C to 125°C	CFP – W	Tube	SNJ54ABT574W	SNJ54ABT574W						
	LCCC – FK	Tube	SNJ54ABT574FK	SNJ54ABT574FK						

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.



SN54ABT574, SN74ABT574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS191F – JANUARY 1991 – REVISED SEPTEMBER 2003

description/ordering information (continued)


The eight flip-flops of the SN54ABT574 and SN74ABT574A are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.


A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.






terminal assignments

	1	2	3	4
Α	1D	OE	V _{CC}	1Q
в	3D	3Q	2D	2Q
С	5D	4D	5Q	4Q
D	7D	7Q	6D	6Q
Е	GND	8D	CLK	8Q

FUNCTION TABLE (each flip-flop)

(exenbeb)											
	INPUTS		OUTPUT								
ŌE	CLK	D	Q								
L	\uparrow	Н	Н								
L	\uparrow	L	L								
L	H or L	х	Q ₀								
н	х	Х	Z								

logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DB, DW, FK, J, N, NS, PW, RGY, and W packages.





SN54ABT574, SN74ABT574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS191F - JANUARY 1991 - REVISED SEPTEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high or power-off state, Vo	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT574	96 mA
SN74ABT574A	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DB package	70°C/W
(see Note 2): DW package	58°C/W
(see Note 2): GQN/ZQN package	78°C/W
(see Note 2): N package	69°C/W
(see Note 2): NS package	60°C/W
(see Note 2): PW package	83°C/W
(see Note 3): RGY package	37°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

3. The package thermal impedance is calculated in accordance with JESD 51-5.

recommended operating conditions (see Note 4)

			SN54A	BT574	SN74AB	T574A					
			MIN	MAX	MIN	MAX	UNIT				
V _{CC}	Supply voltage		4.5	5.5	4.5	5.5 V					
VIH	High-level input voltage		2 2 V								
VIL	Low-level input voltage		0.8		0.8	V					
VI	Input voltage		0	V_{CC}	0	V_{CC}	V				
I _{ОН}	High-level output current			-24		-32	mA				
I _{OL}	Low-level output current	_		48		64	mA				
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		5		5	ns/V				
T _A	Operating free-air temperature	e				85	°C				

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.





SN54ABT574, SN74ABT574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS191F – JANUARY 1991 – REVISED SEPTEMBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					_ _A = 25°C	;	SN54A	BT574	SN74ABT574A		
PARAMETER		TEST CONDITIO	DNS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT
V _{IK}	$V_{CC} = 4.5 V,$	$I_I = -18 \text{ mA}$				-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 V,$	I _{OH} = -3 mA		2.5			2.5		2.5		
	$V_{CC} = 5 V,$	I _{OH} = -3 mA	3			3		3			
V _{OH}		I _{OH} = -24 mA		2			2				V
	V _{CC} = 4.5 V	I _{OH} = -32 mA		2*					2		
						0.55		0.55			
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 64 mA				0.55*				0.55	V
V _{hys}				100						mV	
lı -	V _{CC} = 5.5 V,	$V_{I} = V_{CC} \text{ or } GN$			±1		±1		±1	μA	
I _{OZH}	$V_{CC} = 5.5 V,$	V _O = 2.7 V			10 [‡]		10 [‡]		10 [‡]	μA	
I _{OZL}	$V_{CC} = 5.5 V,$	V _O = 0.5 V				-10‡		-10 [‡]		-10 [‡]	μA
I _{off}	$V_{CC} = 0,$	$V_{\rm I}$ or $V_{\rm O} \le 4.5$ \	/			±100		±500		±100	μA
I _{CEX}	V _{CC} = 5.5 V,	V _O = 5.5 V	Outputs high			50		50		50	μA
ا _O §	V _{CC} = 5.5 V,	V _O = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA
			Outputs high		1	250		250		250	μA
I _{CC}	$V_{CC} = 5.5 V, I_{C}$ V ₁ = V _{CC} or GN		Outputs low		24	30		30		30	mA
	v1 = vCC or G		Outputs disabled		0.5	250		250		250	μA
ΔI_{CC}^{\P}	V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND					1.5		1.5		1.5	mA
Ci	V _I = 2.5 V or 0	.5 V			3.5						pF
Co	$V_0 = 2.5 V \text{ or } 0$	0.5 V			6.5						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

[‡] This data-sheet limit may vary among suppliers.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¹ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN54A	BT574		
			MIN MAX	МАХ	UNIT		
			MIN	MAX			
f _{clock}	Clock frequency		150		150	MHz	
tw	Pulse duration, CLK high or low		3.3		3.3		ns
		High	1.5		1.5		
t _{su}	Setup time, data before CLK1	Low	2		2		ns
t _h	Hold time, data after $CLK\uparrow$	High or low	2		2		ns





SN54ABT574, SN74ABT574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS191F - JANUARY 1991 - REVISED SEPTEMBER 2003

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN74A	3T574A		
			150		MIN	МАХ	UNIT
			MIN	MAX			
f _{clock}	Clock frequency		150		150	MHz	
tw	Pulse duration, CLK high or low		3.3		3.3		ns
	Catura time, data bafava CLK ¹	High	1		1		
t _{su}	Setup time, data before CLK [↑]	Low	1.5		1.5		ns
t _h	Hold time, data after CLK \uparrow	High or low	1.8†		1.8†		ns

[†] This data-sheet limit may vary among suppliers.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V. T,	_{CC} = 5 V _A = 25°C	,	MIN	МАХ	UNIT
			MIN	TYP	MAX			
f _{max}			150	200		150		MHz
t _{PLH}	CLK	Q	2.2	3.9	6.2	2.2	7	
t _{PHL}	ULK		3	4.8	7	3	7.4	ns
t _{PZH}	<u>AF</u>	0	1	3.3	5	1	5.8	
t _{PZL}	ŌE	Q	2.5	4.7	5.9	2.5	7.2	ns
t _{PHZ}		Q	2.4	4.9	6.2	2.4	7.2	20
t _{PLZ}	ŌĒ	Q	2	4	5.8	2	6.9	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V T	_{CC} = 5 V _A = 25°C	,	MIN	МАХ	UNIT
			MIN	TYP	MAX			
f _{max}			150	200		150		MHz
t _{PLH}		0	2.2	3.9	6.2	2.2	6.8	
t _{PHL}	CLK	Q	3	4.8	6.6	3	7.1	ns
t _{PZH}		0	1	3.3	4.3	1	5.1	
t _{PZL}	ŌĒ	Q	2.1†	4.7	5.9	2.1†	6.7	ns
t _{PHZ}	ŌĒ	0	2.4	4.9	6.2	2.4	7	
t _{PLZ}	UE	Q	2	4	5.8	2	6.5	ns


[†] This data-sheet limit may vary among suppliers.





SN54ABT574, SN74ABT574A **OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH 3-STATE OUTPUTS

SCBS191F - JANUARY 1991 - REVISED SEPTEMBER 2003



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9322001Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9322001Q2A SNJ54ABT 574FK	Samples
5962-9322001QRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9322001QR A SNJ54ABT574J	Samples
5962-9322001QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9322001QS A SNJ54ABT574W	Samples
SN74ABT574ADBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI	-40 to 85		
SN74ABT574ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB574A	Samples
SN74ABT574ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT574A	Samples
SN74ABT574ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT574A	Samples
SN74ABT574ADWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT574A	Samples
SN74ABT574ADWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT574A	Samples
SN74ABT574AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74ABT574AN	Samples
SN74ABT574ANE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74ABT574AN	Samples
SN74ABT574ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT574A	Samples
SN74ABT574ANSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT574A	Samples
SN74ABT574APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB574A	Samples
SN74ABT574APWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85		
SN74ABT574APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB574A	Samples

Addendum-Page 1



10-Jun-2014

www.ti.com

W										10-501-2014	
Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ABT574APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB574A	Samples
SNJ54ABT574FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9322001Q2A SNJ54ABT 574FK	Samples
SNJ54ABT574J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9322001QR A SNJ54ABT574J	Samples
SNJ54ABT574W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9322001QS A SNJ54ABT574W	Samples

⁽¹⁾ The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability Information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "--" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Addendum-Page 2



10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ABT574 :

• Catalog: SN74ABT574

www.ti.com

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



, ladonadin r ago a




www.ti.com




PACKAGE MATERIALS INFORMATION

11-Apr-2015


TAPE AND REEL INFORMATION



*All dimensions are nominal



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	0	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT574ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ABT574ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ABT574ANSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	4.0	24.0	Q1
SN74ABT574APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1




www.ti.com

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74ABT574ADWR - IC D-TYPE POS TRG SNGL 20SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

11-Apr-2015




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT574ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74ABT574ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ABT574ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74ABT574APWR	TSSOP	PW	20	2000	367.0	367.0	38.0



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE




- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



MECHANICAL DATA

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK




NOTES:

- All linear dimensions are in inches (millimeters). Α.
- Β. This drawing is subject to change without notice. This package can be hermetically sealed with a ceramic lid using glass frit. C.
- Index point is provided on cap for terminal identification only.
- D. Index point is provided on cap for te E. Falls within Mil-Std 1835 GDFP2-F20





FK (S-CQCC-N**) 28 TERMINAL SHOWN LEADLESS CERAMIC CHIP CARRIER



NOTES:

A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.


C. This package can be hermetically sealed with a metal lid.

D. Falls within JEDEC MS-004





MECHANICAL DATA



- This drawing is subject to change without notice.
- 🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





DW0020A


Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74ABT574ADWR - IC D-TYPE POS TRG SNGL 20SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.






DW0020A

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74ABT574ADWR - IC D-TYPE POS TRG SNGL 20SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






DW0020A

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74ABT574ADWR - IC D-TYPE POS TRG SNGL 20SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.





MECHANICAL DATA



This drawing is subject to change without notice. Ŗ. \triangle Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall


not exceed 0,15 each side. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE **28 PINS SHOWN** 0,38 0,65 \oplus 0,15 M 0,22 28 15 0,25 0,09 8,20 5,60 5,00 7,40 \bigcirc Gage Plane **1** 9,25 1 14 0 0,95 0,55 Seating Plane △ 0,10 2,00 MAX 0,05 MIN PINS ** 24 14 16 20 28 30 38 DIM 6,50 8,50 10,50 10,50 12,90 A MAX 6,50 7,50 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 4040065 /E 12/01

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150






NS (R-PDSO-G**)

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74ABT574ADWR - IC D-TYPE POS TRG SNGL 20SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE



B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated