

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
SN74ACT373PWR

For any questions, you can email us directly: sales@integrated-circuit.com

Datasheet of SN74ACT373PWR - IC OCT TRNSP D-TYP LATCH 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN54ACT373, SN74ACT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS544E - OCTOBER 1995 - REVISED OCTOBER 2002

- 4.5-V to 5.5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max tod of 10 ns at 5 V
- Inputs Are TTL-Voltage Compatible


#### description/ordering information

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches are D-type transparent latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines in bus-organized systems without need for interface or pullup components.

SN54ACT373 . . . J OR W PACKAGE SN74ACT373...DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN54ACT373 . . . FK PACKAGE (TOP VIEW)



OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### ORDERING INFORMATION


TA	PACKAGI	Εţ	ORDERABLE PART NUMBER	TOP-SIDE Marking	
	PDIP – N	Tube	SN74ACT373N	SN74ACT373N	
–40°C to 85°C	SOIC - DW	Tube	SN74ACT373DW	ACT373	
	30IC = DW	Tape and reel	SN74ACT373DWR	ACISTS	
-40 C to 65 C	SOP - NS	Tape and reel	SN74ACT373NSR	ACT373	
	SSOP – DB	Tape and reel	SN74ACT373DBR	AD373	
	TSSOP – PW	Tape and reel	SN74ACT373PWR	AD373	
	CDIP – J	Tube	SNJ54ACT373J	SNJ54ACT373J	
–55°C to 125°C	CFP – W	Tube	SNJ54ACT373W	SNJ54ACT373W	
	LCCC – FK	Tube	SNJ54ACT373FK	SNJ54ACT373FK	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Datasheet of SN74ACT373PWR - IC OCT TRNSP D-TYP LATCH 20TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


## SN54ACT373, SN74ACT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS544E - OCTOBER 1995 - REVISED OCTOBER 2002

# FUNCTION TABLE (each latch)

	INPUTS									
OE	LE	Q								
L	Н	Н	Н							
L	Н	L	L							
L	L	Χ	Q <sub>0</sub>							
Н	X	Χ	Z							

### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		–0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, VO (see Note 1)		–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )		±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CO</sub>		
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		
Continuous current through V <sub>CC</sub> or GND		
Package thermal impedance, $\theta_{JA}$ (see Note 2):		
,	DW package	
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T <sub>sta</sub>		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.





Datasheet of SN74ACT373PWR - IC OCT TRNSP D-TYP LATCH 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN54ACT373, SN74ACT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS544E - OCTOBER 1995 - REVISED OCTOBER 2002

#### recommended operating conditions (see Note 3)

		SN54A	CT373	SN74A	CT373	UNIT
		MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
٧ <sub>I</sub>	Input voltage	0	VCC	0	VCC	V
٧o	Output voltage	0	VCC	0	VCC	V
IOH	High-level output current		-24		-24	mA
loL	Low-level output current		24		24	mA
Δt/Δν	Input transition rise or fall rate		8		8	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	Т,	Δ = 25°C	;	SN54A	CT373	SN74A	CT373	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	Jan 50 44	4.5 V	4.4	4.49		4.4		4.4		
	I <sub>OH</sub> = -50 μA	5.5 V	5.4	5.49		5.4		5.4		
Vou	lou - 24 mA	4.5 V	3.86			3.7		3.76		V
Voн	I <sub>OH</sub> = -24 mA	5.5 V	4.86			4.7		4.76		V
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
	ΙΟL = 50 μΑ	4.5 V			0.1		0.1		0.1	
	ΙΟΣ = 50 μΑ	5.5 V			0.1		0.1		0.1	
Voi	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.44		0.44	V
VOL	10L = 24 111A	5.5 V			0.36		0.44		0.44	V
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V							1.65	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±5		±2.5	μΑ
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ
ΔlCC <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.6			1.5		1.5	mA
C <sub>i</sub>	$V_I = V_{CC}$ or GND	5 V		4.5					·	pF

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C SN54AC		ACT373 SN74ACT373			UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LE high	7		8.5		8		ns
t <sub>su</sub>	Setup time, data before LE↓	7		8.5		8		ns
t <sub>h</sub>	Hold time, data after LE↓	0		1		1		ns



<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or VCC.



Datasheet of SN74ACT373PWR - IC OCT TRNSP D-TYP LATCH 20TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN54ACT373, SN74ACT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS544E - OCTOBER 1995 - REVISED OCTOBER 2002

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	չ = 25°C	;	SN54A	CT373	SN74A	CT373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONII
<sup>t</sup> PLH	D	Q	2.5	8.5	10	1.5	12.5	1.5	11.5	ns
<sup>t</sup> PHL	Б	y	2	8	10	1.5	12.5	1.5	11.5	10
<sup>t</sup> PLH	LE	Q	2.5	8.5	11	1.5	12.5	2	11.5	ns
<sup>t</sup> PHL	LE	Q	2	8	10	1.5	11.5	1.5	11.5	10
<sup>t</sup> PZH	ŌĒ	Q	2	8	9.5	1.5	11.5	1.5	10.5	50
<sup>t</sup> PZL	OE	y	2	7.5	9	1.5	11	1.5	10.5	ns
<sup>t</sup> PHZ	ŌĒ	Q	2.5	9	11	1.5	14	2.5	12.5	nc
t <sub>PLZ</sub>	OE .	γ	1.5	7.5	8.5	1.5	11	1	1 10	ns

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST CO	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF,	f = 1 MHz	40	pF






## SN54ACT373, SN74ACT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS544E - OCTOBER 1995 - REVISED OCTOBER 2002

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics:  $PRR \le 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_f \le 2.5 \text{ ns}$ ,  $t_f \le 2.5 \text{ ns}$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





Datasheet of SN74ACT373PWR - IC OCT TRNSP D-TYP LATCH 20TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

17-Dec-2015

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-87556012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 87556012A SNJ54ACT 373FK	Samples
5962-8755601RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8755601RA SNJ54ACT373J	Samples
5962-8755601SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8755601SA SNJ54ACT373W	Samples
5962-8755601VRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8755601VR A SNV54ACT373J	Samples
SN74ACT373DBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI	-40 to 85		
SN74ACT373DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD373	Samples
SN74ACT373DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT373	Samples
SN74ACT373DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT373	Samples
SN74ACT373DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT373	Samples
SN74ACT373DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT373	Samples
SN74ACT373N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74ACT373N	Samples
SN74ACT373NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74ACT373N	Samples
SN74ACT373NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT373	Samples
SN74ACT373PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD373	Samples
SN74ACT373PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85		
SN74ACT373PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD373	Samples

Addendum-Page 1



Datasheet of SN74ACT373PWR - IC OCT TRNSP D-TYP LATCH 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

17-Dec-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ACT373PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD373	Samples
SNJ54ACT373FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 87556012A SNJ54ACT 373FK	Samples
SNJ54ACT373J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8755601RA SNJ54ACT373J	Samples
SNJ54ACT373W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8755601SA SNJ54ACT373W	Samples

(1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHs & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish

Addendum-Page 2



# **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of SN74ACT373PWR - IC OCT TRNSP D-TYP LATCH 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 17-Dec-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ACT373, SN54ACT373-SP, SN74ACT373:

- Catalog: SN74ACT373, SN54ACT373
- Enhanced Product: SN74ACT373-EP, SN74ACT373-EP
- Military: SN54ACT373
- Space: SN54ACT373-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

Addendum-Page 3


Datasheet of SN74ACT373PWR - IC OCT TRNSP D-TYP LATCH 20TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




### PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2015

#### TAPE AND REEL INFORMATION






	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
140	Discount to the second to the second to the second the

K0 Dimension designed to accommodate the component thickness

W Overall width of the carrier tape

P1 Pitch between successive cavity centers

#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT373DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ACT373DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ACT373NSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	4.0	24.0	Q1
SN74ACT373PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

Datasheet of SN74ACT373PWR - IC OCT TRNSP D-TYP LATCH 20TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Apr-2015



#### \*All dimensions are nominal


7 til dillionolorio aro nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT373DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74ACT373DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ACT373NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74ACT373PWR	TSSOP	PW	20	2000	367.0	367.0	38.0



# J (R-GDIP-T\*\*)

### CERAMIC DUAL IN-LINE PACKAGE

14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



## **MECHANICAL DATA**

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- All linear dimensions are in inches (millimeters).
- В. This drawing is subject to change without notice.
- This package can be hermetically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only.
- D. Index point is provided on cap for te E. Falls within Mil-Std 1835 GDFP2-F20



Datasheet of SN74ACT373PWR - IC OCT TRNSP D-TYP LATCH 20TSSOP


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

MECHANICAL DATA

# FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004







#### **MECHANICAL DATA**

# N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE





- . All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.






## **DW0020A**



# **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.






## **EXAMPLE BOARD LAYOUT**

## **DW0020A**

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






## **EXAMPLE STENCIL DESIGN**

# **DW0020A**

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- Board assembly site may have different recommendations for stencil design.






## **MECHANICAL DATA**

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153





#### **LAND PATTERN DATA**



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



Datasheet of SN74ACT373PWR - IC OCT TRNSP D-TYP LATCH 20TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### 28 PINS SHOWN 0,38 0,65 $\oplus$ 0,15 M 0,22 28 15 0,25 0,09 8,20 5,60 5,00 7,40 Gage Plane 1 0,25 14 0,95 0,55 **Seating Plane** □ 0,10 2,00 MAX 0,05 MIN PINS \*\* 24 14 16 20 28 30 38 DIM 6,50 8,50 10,50 10,50 12,90 A MAX 6,50 7,50 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 4040065 /E 12/01

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150






Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





# Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74ACT373PWR - IC OCT TRNSP D-TYP LATCH 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Applications**

**Products** Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical

Security www.ti.com/security Logic logic.ti.com Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

**OMAP Applications Processors TI E2E Community** www.ti.com/omap e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated