

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74GTL16622ADGGR</u>

For any questions, you can email us directly: sales@integrated-circuit.com

Datasheet of SN74GTL16622ADGGR - IC 18-BIT BUS TXCVR 64-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

SN74GTL16622A 18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER

SCBS673F-AUGUST 1996-REVISED APRIL 2005

FEATURES

- Member of Texas Instruments Widebus™ Family
- OEC™ Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- D-Type Flip-Flops With Qualified Storage Enable
- Translates Between GTL/GTL+ Signal Levels and LVTTL Logic Levels
- Supports Mixed-Mode (3.3 V and 5 V) Signal Operation on A-Port and Control Inputs
- I_{off} Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors on A Port
- Distributed V_{CC} and GND Pins Minimize High-Speed Noise
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

The SN74GTL16622A is an 18-bit registered bus transceiver that provides LVTTL-to-GTL/GTL+ and GTL/GTL+-to-LVTTL signal-level translation. This device is partitioned as two separate 9-bit transceivers with individual clock-enable controls and contains D-type flip-flops for temporary storage of data flowing in either direction. This device provides an interface between cards operating at LVTTL logic levels and a backplane operating at GTL/GTL+ signal levels. Higher-speed operation is a direct result of the reduced output swing (<1 V), reduced input threshold levels, and OEC™ circuitry.

DGG PACKAGE (TOP VIEW)

OEAB	D	1	\cup	64	h	CLKAB
1A1		2		63		1CEAB
GND	П	3		62		1CEBA
1A2	d	4		61	Б	1B1
1A3	d	5		60	6	GND
GND	d	6		59	6	1B2
V_{CC}	D	7		58	Ь	1B3
1A4	D	8		57		V_{CC}
GND	Ц	9		56		1B4
1A5	Ц	10		55		1B5
1A6	Ц	11		54		1B6
GND	Ц	12		53		GND
1A7	Ц	13		52		1B7
1A8	Ц	14		51		1B8
GND	Ц	15		50		GND
1A9	Ц	16		49		1B9
2A1	Ц	17		48		2B1
GND	Ц	18		47		GND
2A2	Ц	19		46		2B2
2A3	Ц	20		45		2B3
GND	Ц	21		44		GND
2A4	Ц	22		43		2B4
2A5	Ц	23		42		2B5
GND	Ц	24		41	ρ.	2B6
2A6	Ц	25		40		V_{REF}
V_{CC}	Ц	26		39		2B7
GND	Ц	27		38		2B8
2A7	Ц	28		37	_	GND
2A8	Ц	29		36	1	2B9
GND		30		35	2	2CEBA
2A9		31		34	[2CEAB
OEBA	Ц	32		33	Д	CLKBA

The user has the flexibility of using this device at either GTL ($V_{TT} = 1.2 \text{ V}$ and $V_{REF} = 0.8 \text{ V}$) or the preferred higher noise margin GTL+ ($V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$) signal levels. GTL+ is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or GTL+ signal levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant. V_{REF} is the reference input voltage for the B port.

Data flow in each direction is controlled by the output-enable (OEAB and OEBA) and clock (CLKAB and CLKBA) inputs. The clock-enable (CEAB and CEBA) inputs control each 9-bit transceiver independently, which makes the device more versatile.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, OEC are trademarks of Texas Instruments.

Datasheet of SN74GTL16622ADGGR - IC 18-BIT BUS TXCVR 64-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74GTL16622A 18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER



SCBS673F-AUGUST 1996-REVISED APRIL 2005

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

For A-to-B data flow, the device operates on the low-to-high transition of CLKAB if $\overline{\text{CEAB}}$ is low. When $\overline{\text{OEAB}}$ is low, the outputs are active. When $\overline{\text{OEAB}}$ is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B, but uses $\overline{\text{OEBA}}$, CLKBA, and $\overline{\text{CEBA}}$.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74GTL16622ADGGR	GTL16622A	

 Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE⁽¹⁾

	INP	UTS		OUTPUT	MODE	
CEAB	OEAB	CLKAB	Α	В	MODE	
Х	Н	Х	Х	Z	Isolation	
Н	L	Х	Х	B ₀ ⁽²⁾	Latabad atorogo of A data	
Х	L	H or L	Χ	B ₀ ⁽²⁾	Latched storage of A data	
L	L	↑	L	L	Cleaked storage of A data	
L	L	\uparrow	Н	Н	Clocked storage of A data	

- (1) A-to-B data flow is shown. B-to-A data flow is similar, but uses OEBA, CLKBA, and CEBA.
- (2) Output level before the indicated steady-state input conditions are established






SN74GTL16622A 18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER

SCBS673F-AUGUST 1996-REVISED APRIL 2005

LOGIC DIAGRAM (POSITIVE LOGIC)



Datasheet of SN74GTL16622ADGGR - IC 18-BIT BUS TXCVR 64-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74GTL16622A 18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER



SCBS673F-AUGUST 1996-REVISED APRIL 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	4.6	V
Vı	Input voltage range (2)	A-port and control inputs	-0.5	6.5	V
۷Į	input voltage range —	B port and V _{REF}	-0.5	4.6	V
V	Voltage range applied to any output in the high or newer off state(2)	A port	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or power-off state ⁽²⁾	B port	-0.5	4.6	V
	Current into any output in the law state	A port		48	A
I _O	Current into any output in the low state	B port		100	mA
Io	Current into any A-port output in the high state (3)			48	mA
	Continuous current through each V _{CC} or GND			±100	mA
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾		55	°C/W	
T _{stg}	Storage temperature range	-65	150	°C	

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- The current flows only when the output is in the high state and $V_0 > V_{CC}$. The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions (1)(2)(3)(4)

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		3.15	3.3	3.45	V
V	Tarmination valtage	GTL	1.14	1.2	1.26	V
V_{TT}	Termination voltage	GTL+	1.35	1.5	1.65	V
.,	Defense valtere	GTL	0.74	0.8	0.87	
V_{REF}	Reference voltage	GTL+	0.87	1	1.1	V
.,	languat van literary	B port			V _{TT}	V
V _I Input voltage	Input voltage	Except B port			5.5	V
.,	High level input values	B port	V _{REF} + 50 mV			
V_{IH}	High-level input voltage	Except B port	2		V	
V	Law layed input valtage	B port			V _{REF} – 50 mV	V
V_{IL}	Low-level input voltage	Except B port			0.8	V
I _{IK}	Input clamp current				-18	mA
I _{OH}	High-level output current	A port			-24	mA
I lave lavel autout avenue		A port			24	A
I _{OL}	Low-level output current	B port			50	mA
T _A	Operating free-air temperature		-40		85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Normal connection sequence is GND first and V_{CC} = 3.3 V, I/O, control inputs, V_{TT} and V_{REF} (any order) last.

V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.

⁽⁴⁾ V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT}.

Datasheet of SN74GTL16622ADGGR - IC 18-BIT BUS TXCVR 64-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74GTL16622A 18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER

SCBS673F-AUGUST 1996-REVISED APRIL 2005

Electrical Characteristics

over recommended operating free-air temperature range for GTL/GTL+ (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{IK}		V _{CC} = 3.15 V,	I _I = -18 mA			-1.2	V	
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	$I_{OH} = -100 \mu A$	V _{CC} - 0.2				
V_{OH}	A port	V _{CC} = 3.15 V	I _{OH} = -12 mA	2.4			V	
		V _{CC} = 3.15 V	$I_{OH} = -24 \text{ mA}$	2				
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	$I_{OL} = 100 \mu A$			0.2		
	A port	V _{CC} = 3.15 V	I _{OL} = 12 mA			0.4		
		V _{CC} = 3.15 V	I _{OL} = 24 mA			0.5		
V_{OL}		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	$I_{OL} = 100 \mu A$			0.2	V	
	Poort		I _{OL} = 10 mA			0.2		
	B port	V _{CC} = 3.15 V	I _{OL} = 40 mA			0.4		
			$I_{OL} = 50 \text{ mA}$			0.55		
	B port	$V_{CC} = 3.45 \text{ V},$	$V_I = V_{TT}$ or GND			±5		
I_{\parallel}	A-port and control inputs	V _{CC} = 3.45 V	$V_I = V_{CC}$ or GND			±5	μΑ	
		V _{CC} = 3.45 V	$V_I = 5.5 \text{ V or GND}$			±20		
I _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 5.5 V			100	μΑ	
		V _{CC} = 3.15 V	V _I = 0.8 V	75				
$I_{I(hold)}$	A port	V _{CC} = 3.15 V	V _I = 2 V	-75	-75		μΑ	
		$V_{CC} = 3.45 V^{(2)},$	$V_1 = 0.8 \text{ V to 2 V}$			±500		
$I_{OZ}^{(3)}$	A port	$V_{CC} = 3.45 \text{ V},$	$V_O = V_{CC}$ or GND			±10	μΑ	
I _{OZH}	B port	$V_{CC} = 3.45 \text{ V},$	V _O = 1.5 V			10	μΑ	
		V _{CC} = 3.45 V,	Outputs high			60		
I_{CC}	A or B port	$I_0 = 0$	Outputs low			60	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			60		
ΔI _{CC} ⁽⁴⁾		V_{CC} = 3.45 V, A-port or cor One input at V_{CC} – 0.6 V	ntrol inputs at V _{CC} or GND,			500	μΑ	
Ci	Control inputs	V _I = 3.15 V or 0			2.5	3	pF	
	A port	\/ - 2.15 \/ or 0			6	8		
C_{io}	B port V _O = 3.15 V or 0				6.5	8.5	pF	

All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

For I/O ports, the parameter I_{OZ} includes the input leakage current. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

Datasheet of SN74GTL16622ADGGR - IC 18-BIT BUS TXCVR 64-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74GTL16622A 18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER



SCBS673F-AUGUST 1996-REVISED APRIL 2005

Timing Requirements

over recommended ranges of supply voltage and operating free-air temperature for GTL (unless otherwise noted)

			MIN	MAX	UNIT
f _{clock}	Clock frequency			200	MHz
t _w	Pulse duration, CLK high or low		2.5		ns
	Cotur time	Data before CLK↑	2.1		
Lsu	Setup time	CE before CLK↑	3.3		ns
	Hald Kina	Data after CLK↑	0.3		
τ _h	Hold time CE after CLK↑		0		ns

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature for GTL (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾ MAX	UNIT
f _{max}			200		MHz
t _{PLH}	CLKAB	В	2.5	5.5	ns
t _{PHL}	CLKAB	D	2.2	5.5	115
t _{dis}	OEAB	В	1.7	4.8	
t _{en}	- OEAB	D	2.2	5.2	ns
Slew rate	Both transition	ons (B port)		0.5	V/ns
t _r	Transition time, B ou	itputs (0.6 V to 1 V)	0.6	2.2	ns
t _f	Transition time, B ou	itputs (1 V to 0.6 V)	0.4	1.5	ns
t _{PLH}	CLKBA	Δ	2.1	5.3	
t _{PHL}	CLKBA	A	2.1	5	ns
t _{en}	- OEBA	۸	1.7	5	
t _{dis}	OEBA	A	2.3	5.5	ns

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

Datasheet of SN74GTL16622ADGGR - IC 18-BIT BUS TXCVR 64-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74GTL16622A 18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER

SCBS673F-AUGUST 1996-REVISED APRIL 2005

Timing Requirements

over recommended ranges of supply voltage and operating free-air temperature for GTL+ (unless otherwise noted)

			MIN	MAX	UNIT
f _{clock}	Clock frequency			200	MHz
t _w	Pulse duration, CLK high or low		2.5		ns
	Catura tima	Data before CLK↑	2.4		
L _{su}	Setup time	CE before CLK↑	3.2		ns
	Llaid time	Data after CLK↑	0.2		
t _h	Hold time CE after CLK↑		0		ns

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature for GTL+ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
f _{max}			200			MHz
t _{PLH}	CLKAB	В	2.6	4	5.6	20
t _{PHL}	CLNAB	Б	2.3	4	5.7	ns
t _{PLH}	- OEAB	В	2.4	3.8	5.2	20
t _{PHL}	OEAB	Б	1.8	3.4	5	ns
Slew rate	Both transition	ons (B port)		0.5		V/ns
t _r	Transition time, B out	puts (0.6 V to 1.3 V)	1	1.6	2.7	ns
t _f	Transition time, B out	puts (1.3 V to 0.6 V)	0.5	1.1	3.2	ns
t _{PLH}	CLKDA	۸	2	3.8	5.3	
t _{PHL}	CLKBA	А	1.9	3.6	5	ns
t _{en}	- OEBA	۸	1.9	3.6	5	
t _{dis}	OEBA	A	2.1	4	5.5	ns

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.


Datasheet of SN74GTL16622ADGGR - IC 18-BIT BUS TXCVR 64-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74GTL16622A 18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER



SCBS673F-AUGUST 1996-REVISED APRIL 2005

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



Datasheet of SN74GTL16622ADGGR - IC 18-BIT BUS TXCVR 64-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

24-Apr-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Typ	e Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74GTL16622ADGGR	ACTIVE	TSSOP	DGG	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTL16622A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 1



Datasheet of SN74GTL16622ADGGR - IC 18-BIT BUS TXCVR 64-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com
PACKAGE OPTION ADDENDUM

www.ti.com 24-Apr-2015

Addendum-Page 2

Datasheet of SN74GTL16622ADGGR - IC 18-BIT BUS TXCVR 64-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTL16622ADGGR	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1

Datasheet of SN74GTL16622ADGGR - IC 18-BIT BUS TXCVR 64-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTL16622ADGGR	TSSOP	DGG	64	2000	367.0	367.0	45.0



Datasheet of SN74GTL16622ADGGR - IC 18-BIT BUS TXCVR 64-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153





Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74GTL16622ADGGR - IC 18-BIT BUS TXCVR 64-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Applications

Products Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Security www.ti.com/security

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Logic

OMAP Applications Processors TI E2E Community www.ti.com/omap e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated