

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74LVCH16543ADGGR</u>

For any questions, you can email us directly: sales@integrated-circuit.com

Datasheet of SN74LVCH16543ADGGR - IC REGISTERED TRANSCVR 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS317M-NOVEMBER 1993-REVISED MARCH 2005

FEATURES

- Member of the Texas Instruments Widebus™
 Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 5.4 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} Supports Partial-Power-Down Mode Operation
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 16-bit registered transceiver is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

The SN74LVCH16543A can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register, to permit independent control in either direction of data flow.

DGG, DGV, OR DL PACKAGE (TOP VIEW)

		1 1			
1 OEAB [1	\cup	56	6	1 OEBA
1LEAB	2		55	6	1LEBA
1CEAB	3		54	Ь	1CEBA
GND [4		53	Ī	GND
1A1 [5		52	6	1B1
1A2 [6		51	1	1B2
v _{cc} [7		50	b	V_{CC}
1A3 [49		1B3
1A4 [9		48		1B4
1A5 [10		47		1B5
GND [11		46		GND
1A6 [12		45		1B6
1A7 [13		44		1B7
1A8 [14		43		1B8
2A1 [15		42		2B1
2A2 [16		41		2B2
2A3 [17		40		2B3
GND [18		39		GND
2A4 [19		38		2B4
2A5 [20		37		2B5
2A6 [21		36		2B6
V _{CC} [22		35		V_{CC}
2A7 [23		34		2B7
2A8 [24		33		2B8
GND [25		32		GND
2CEAB	26		31		2CEBA
2LEAB	27		30		2LEBA
2 <mark>0EAB</mark> [28		29		2 OEBA
	_			•	

ORDERING INFORMATION

T _A	PACKAC	PACKAGE ⁽¹⁾		TOP-SIDE MARKING
-40°C to 85°C	SSOP – DL	Tube	SN74LVCH16543ADL	LVCH16543A
	330F - DL	Tape and reel	SN74LVCH16543ADLR	LVCH10343A
	TSSOP – DGG	Tape and reel	SN74LVCH16543ADGGR	LVCH16543A
-40°C 10 85°C	TVSOP - DGV	Tape and reel	SN74LVCH16543ADGVR	LDH543A
	VFBGA – GQL	Topo and roal	SN74LVCH16543AGQLR	LDH543A
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74LVCH16543AZQLR	- LD口343A

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



Datasheet of SN74LVCH16543ADGGR - IC REGISTERED TRANSCVR 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS



SCAS317M-NOVEMBER 1993-REVISED MARCH 2005

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by $\overline{\text{OE}}$ or DIR.

GQL OR ZQL PACKAGE (TOP VIEW) 1 2 3 4 5 000000 Α 000000 В 000000 С D 000000 \bigcirc Ε \bigcirc F \bigcirc \bigcirc G 000000н 000000 J 000000 000000 Κ

TERMINAL ASSIGNMENTS

	1	2	3	4	5	6
Α	1CEAB	1 LEAB	1 OEAB	1 OEBA	1LEBA	1CEBA
В	1A2	1A1	GND	GND	1B1	1B2
С	1A4	1A3	V _{CC}	V _{CC}	1B3	1B4
D	1A6	1A5	GND	GND	1B5	1B6
E	1A8	1A7			1B7	1B8
F	2A1	2A2			2B2	2B1
G	2A3	2A4	GND	GND	2B4	2B3
Н	2A5	2A6	V _{CC}	V _{CC}	2B6	2B5
J	2A7	2A8	GND	GND	2B8	2B7
K	2 CEAB	2 LEAB	2 OEAB	2 OEBA	2 LEBA	2 CEBA



Datasheet of SN74LVCH16543ADGGR - IC REGISTERED TRANSCVR 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS317M-NOVEMBER 1993-REVISED MARCH 2005

FUNCTION TABLE⁽¹⁾ (EACH 8-BIT SECTION)

	INPUTS				
CEAB	LEAB	OEAB	Α	В	
Н	Χ	X	Χ	Z	
X	Χ	Н	Χ	Z	
L	Н	L	Χ	B ₀ ⁽²⁾	
L	L	L	L	L	
L	L	L	Н	Н	

- A-to-B data flow is shown; B-to-A flow control is the same, except that it uses CEBA, LEBA, and OEBA.
- Output level before the indicated steady-state input conditions were established


Datasheet of SN74LVCH16543ADGGR - IC REGISTERED TRANSCVR 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS


SCAS317M-NOVEMBER 1993-REVISED MARCH 2005



LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels



Pin numbers shown are for the DGG, DGV, and DL packages.



Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74LVCH16543ADGGR - IC REGISTERED TRANSCVR 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74LVCH16543A **16-BIT REGISTERED TRANSCEIVER** WITH 3-STATE OUTPUTS

SCAS317M-NOVEMBER 1993-REVISED MARCH 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the high or lo	ow state ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V _{CC} or GND			±100	mA
		DGG package		64	
0	Dackage the small impadence (4)	DGV package		48	°C/W
θ_{JA}	Package thermal impedance (4)	DL package		56	°C/VV
		GQL/ZQL package		42	
T _{stg}	Storage temperature range	·	-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V	Cupply voltage	Operating	1.65	3.6	V
V_{CC}	Supply voltage	Data retention only	1.5		V
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
V_{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		V
		V _{CC} = 2.7 V to 3.6 V	2		
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	5.5	V
V	Output valtage	High or low state	0	V_{CC}	V
V _O	O Output voltage	3-state	0	5.5	V
		V _{CC} = 1.65 V		-4	
	High level output ourrent	$V_{CC} = 2.3 \text{ V}$		-8	mA
I _{OH}	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12	IIIA
		V _{CC} = 3 V		-24	
		V _{CC} = 1.65 V		4	
	Low level output ourrent	$V_{CC} = 2.3 \text{ V}$		8	mA
l _{OL}	Low-level output current	$V_{CC} = 2.7 \text{ V}$		12	IIIA
		V _{CC} = 3 V		24	
Δt/Δν	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		-40	85	°C

All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

The value of V_{CC} is provided in the recommended operating conditions table. The package thermal impedance is calculated in accordance with JESD 51-7.



Datasheet of SN74LVCH16543ADGGR - IC REGISTERED TRANSCVR 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74LVCH16543A **16-BIT REGISTERED TRANSCEIVER** WITH 3-STATE OUTPUTS



SCAS317M-NOVEMBER 1993-REVISED MARCH 2005

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	UNIT
		$I_{OH} = -100 \mu A$	1.65 V to 3.6 V	$V_{CC} - 0.2$		
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		
\/		$I_{OH} = -8 \text{ mA}$	2.3 V	1.7		V
V _{OH}		I _{OH} = -12 mA	2.7 V	2.2		V
		10H = -12 111A	3 V	2.4		
		I _{OH} = -24 mA	3 V	2.2		
		I _{OL} = 100 μA	1.65 V to 3.6 V		0.2	
		I _{OL} = 4 mA	1.65 V		0.45	
V_{OL}		I _{OL} = 8 mA	2.3 V		0.7	V
		I _{OL} = 12 mA	2.7 V		0.4	
		I _{OL} = 24 mA	3 V		0.55	
I _I	Control inputs	V _I = 0 to 5.5 V	3.6 V		±5	μΑ
I _{off}		V_I or $V_O = 5.5 \text{ V}$	0		±10	μΑ
		V _I = 0.58 V	1.65 V	(2)		
		V _I = 1.07 V	1.05 V	(2)		
		V _I = 0.7 V	2.3 V			1
I _{I(hold)}	A or B ports	V _I = 1.7 V	2.3 V	-45		μΑ
		V _I = 0.8 V	3 V	75		
		V _I = 2 V	3 V	-75		
		$V_1 = 0 \text{ to } 3.6 \text{ V}^{(3)}$	3.6 V		±500	
$I_{OZ}^{(4)}$		$V_O = 0 \text{ V or } (V_{CC} \text{ to } 5.5 \text{ V})$	2.3 V to 3.6 V		±5	μΑ
		$V_I = V_{CC}$ or GND, $I_O = 0$	261/		20	^
I _{CC}		$3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}^{(5)}, \qquad \qquad \text{I}_0 = 0$	3.6 V		20	μΑ
ΔI_{CC}		One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND	2.7 V to 3.6 V		500	μΑ
Ci	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		5	pF
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		8	pF

- All typical values are at V_{CC} = 3.3 V, T_A = 25°C. This information was not available at the time of publication.
- This is the bus-hold maximum dynamic current required to switch the input from one state to another.
- For the total leakage current in an I/O port, consult the $I_{I(hold)}$ specification for the input voltage condition, $0 \text{ V} < V_I < V_{CC}$, and the I_{OZ} specification for the input voltage conditions, $V_I = 0 \text{ V}$ or $V_I = V_{CC}$ to 5.5 V. The bus-hold current, at input voltage greater than V_{CC} , is
- This applies in the disabled state only.

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = ± 0.1	V _{CC} = 1.8 V ± 0.15 V V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE or CE low	(1)		(1)		3.3		3.3		ns
t _{su}	Setup time, data before LE or CE↓	(1)		(1)		1.1		1.1		ns
t _h	Hold time, data after <u>LE</u> or <u>CE</u> ↓	(1)		(1)		1.9		1.9		ns

(1) This information was not available at the time of publication.



Datasheet of SN74LVCH16543ADGGR - IC REGISTERED TRANSCVR 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS317M-NOVEMBER 1993-REVISED MARCH 2005

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO		V _{CC} = 1.8 V ± 0.15 V V _{CC} = 2.5 ± 0.2 V		2.5 V 2 V	$V_{\rm CC} = 2.7 \text{ V}$		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	A or B	B or A	(1)	(1)	(1)	(1)		6.1	1.2	5.4	
t _{pd}	LE	A or B	(1)	(1)	(1)	(1)		7.4	1.5	6.1	ns
t _{en}		A B	(1)	(1)	(1)	(1)		7.9	1.2	6.6	
t _{dis}	CE	A or B	(1)	(1)	(1)	(1)		7.1	1.5	6.6	ns
t _{en}	- OE	A D	(1)	(1)	(1)	(1)		7.6	1	6.3	
t _{dis}		A or B	(1)	(1)	(1)	(1)		6.9	1.5	6.3	ns

⁽¹⁾ This information was not available at the time of publication.

Operating Characteristics

 $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
_	Power dissipation capacitance	Outputs enabled	f = 10 MHz	(1)	(1)	44	n.E
C _p	d per transceiver	Outputs disabled	I = IU WINZ	(1)	(1)	4	pF

⁽¹⁾ This information was not available at the time of publication.




Datasheet of SN74LVCH16543ADGGR - IC REGISTERED TRANSCVR 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS




SCAS317M-NOVEMBER 1993-REVISED MARCH 2005

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

.,	INF	INPUTS		.,		_	.,
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R_L	$V_{\!\scriptscriptstyle \Delta}$
1.8 V \pm 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



Datasheet of SN74LVCH16543ADGGR - IC REGISTERED TRANSCVR 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

24-Aug-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74LVCH16543ADGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16543A	Samples
SN74LVCH16543ADGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16543A	Samples
SN74LVCH16543ADL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16543A	Samples
SN74LVCH16543ADLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16543A	Samples
SN74LVCH16543AGQLR	OBSOLET	E BGA MICROSTAR JUNIOR	GQL	56		TBD	Call TI	Call TI	-40 to 85		

(1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

 $\label{eq:obsolete} \textbf{OBSOLETE:} \ \ \textbf{TI} \ \ \text{has discontinued the production of the device}.$

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a *~* will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Addendum-Page 1



Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74LVCH16543ADGGR - IC REGISTERED TRANSCVR 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 24-Aug-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information that way not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


Datasheet of SN74LVCH16543ADGGR - IC REGISTERED TRANSCVR 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

www.ti.com 18-Aug-2014


TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 + P1 + B0 W Cavity - A0 +

		Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
Ī	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH16543ADGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74LVCH16543ADLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

Datasheet of SN74LVCH16543ADGGR - IC REGISTERED TRANSCVR 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

www.ti.com 18-Aug-2014



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH16543ADGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74LVCH16543ADLR	SSOP	DL	56	1000	367.0	367.0	55.0



MECHANICAL DATA

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.






DGG0056A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.






EXAMPLE BOARD LAYOUT

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






EXAMPLE STENCIL DESIGN

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.






MECHANICAL DATA

GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.





Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74LVCH16543ADGGR - IC REGISTERED TRANSCVR 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy www.ti.com/clocks Industrial www.ti.com/industrial

 Clocks and Timers
 www.ti.com/clocks
 Industrial
 www.ti.com/industrial

 Interface
 interface.ti.com
 Medical
 www.ti.com/medical

 Logic
 logic.ti.com
 Security
 www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated