# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
CD74AC08M

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>



Datasheet of CD74AC08M - IC GATE AND 4CH 2-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# CD54AC08, CD74AC08 **QUADRUPLE 2-INPUT POSITIVE-AND GATES**

SCHS307C - JANUARY 2001 - REVISED JUNE 2002

- AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the **Supply Voltage**
- Speed of Bipolar F, AS, and S, With **Significantly Reduced Power Consumption**
- **Balanced Propagation Delays**
- **Buffered Inputs**
- ±24-mA Output Drive Current
  - Fanout to 15 F Devices
- **SCR-Latchup-Resistant CMOS Process and Circuit Design**
- **Exceeds 2-kV ESD Protection Per** MIL-STD-883, Method 3015

#### CD54AC08...F PACKAGE CD74AC08...E OR M PACKAGE (TOP VIEW) 14 🛮 V<sub>CC</sub> 1A [ 13 🛮 4B 1B 🛛 2 1Y 🛮 3 12 🛮 4A 11 4Y 2A 🛮 4 2B 🛮 5 10 3B 2Y 🛮 6 9 🛮 3A 8 3Y GND 7

### description

The 'AC08 devices are quadruple 2-input positive-AND gates. These devices perform the Boolean function  $Y = A \bullet B$  or  $Y = \overline{A + B}$  in positive logic.

#### ORDERING INFORMATION

TA	PAC	KAGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E	Tube	CD74AC08E	CD74AC08E
–55°C to 125°C	SOIC - M	Tube	CD74AC08M	AC08M
	SOIC - IVI	Tape and reel	CD74AC08M96	ACUOIVI
	CDIP – F	Tube	CD54AC08F3A	CD54AC08F3A

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE** (each gate)

INP	UTS	OUTPUT
Α	В	Υ
Н	Н	Н
L	X	L
Х	L	L


### logic diagram, each gate (positive logic)





testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





Datasheet of CD74AC08M - IC GATE AND 4CH 2-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

SCHS307C - JANUARY 2001 - REVISED JUNE 2002

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 6 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 1)	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): E package	80°C/W
M package	86°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### recommended operating conditions (see Note 3)

			T <sub>A</sub> = 2	25°C	–40°C TO 85°C		–55°C TO 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
VCC	Supply voltage		1.5	5.5	1.5	5.5	1.5	5.5	V
		V <sub>CC</sub> = 1.5 V	1.2		1.2		1.2		
ViH	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		3.85		
		V <sub>CC</sub> = 1.5 V		0.3		0.3		0.3	
$\vee_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9		0.9		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65		1.65		1.65	
٧ <sub>I</sub>	Input voltage		0	VCC	0	VCC	0	VCC	V
٧o	Output voltage		0	VCC	0	VCC	0	VCC	V
ІОН	High-level output current	V <sub>CC</sub> = 4.5 V to 5.5 V		-24		-24		-24	mA
loL	Low-level output current	V <sub>CC</sub> = 4.5 V to 5.5 V		24		24		24	mA
A4/A1/	langut transition rice or fall rate	V <sub>CC</sub> = 1.5 V to 3 V		50		50		50	\/
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.6 V to 5.5 V		20		20		20	ns/V

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



Datasheet of CD74AC08M - IC GATE AND 4CH 2-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

SCHS307C - JANUARY 2001 - REVISED JUNE 2002

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	TEST CONDITIONS			T <sub>A</sub> = 25°C		C TO	–55°C TO 125°C		UNIT	
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX		
			1.5 V	1.4		1.4		1.4			
	VI = VIH or VIL	I <sub>OH</sub> = -50 μA	3 V	2.9		2.9		2.9			
			4.5 V	4.4		4.4		4.4			
Voн		$I_{OH} = -4 \text{ mA}$	3 V	2.58		2.48		2.4		V	
		$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.8		3.7			
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V					3.85			
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V			3.85					
			1.5 V		0.1		0.1		0.1		
		I <sub>OL</sub> = 50 μA	3 V		0.1		0.1		0.1		
			4.5 V		0.1		0.1		0.1		
VOL	VI = VIH or VIL	I <sub>OL</sub> = 12 mA	3 V		0.36		0.44		0.5	V	
		I <sub>OL</sub> = 24 mA	4.5 V		0.36		0.44		0.5		
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V						1.65		
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V				1.65				
lį	$V_I = V_{CC}$ or GND		5.5 V		±0.1		±1		±1	μΑ	
Icc	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V		4		40		80	μΑ	
C <sub>i</sub>					10		10		10	pF	

<sup>†</sup> Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

# switching characteristics over recommended operating free-air temperature range, $V_{CC} = 1.5 \text{ V}$ , $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–40°C 85°C	-	–55°C TO 125°C		UNIT	
	(INFOT)	(0011-01)	MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	A or B	V		99		109	no	
<sup>t</sup> PHL	AUIB	ſ		99		109	ns	

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–40°0 85°	-	–55°C 125	UNIT	
	(1141 01)	(0011 01)	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	V	3.1	11.1	3.1	12.2	no
<sup>t</sup> PHL	AUIB	T	3.1	11.1	3.1	12.2	ns





Datasheet of CD74AC08M - IC GATE AND 4CH 2-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

SCHS307C - JANUARY 2001 - REVISED JUNE 2002

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–40°0 85°		–55°C TO 125°C		UNIT
	(1141 01)	(0011 01)	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	V	2.2	7.9	2.2	8.7	20
t <sub>PHL</sub>	AOIB	Ť	2.2	7.9	2.2	8.7	ns

### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER				
C <sub>pd</sub>	Power dissipation capacitance	50	pF		




Datasheet of CD74AC08M - IC GATE AND 4CH 2-INP 14-SOIC


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


# CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES


SCHS307C - JANUARY 2001 - REVISED JUNE 2002


### PARAMETER MEASUREMENT INFORMATION













VOLTAGE WAVEFORMS SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
OUTPUT ENABLE AND DISABLE TIMES

NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50~\Omega$ ,  $t_f = 3~ns$ ,  $t_f = 3~ns$ . Phase relationships between waveforms are arbitrary.
- D. For clock inputs, f<sub>max</sub> is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLH and tpHL are the same as tpd.
- G. tpZL and tpZH are the same as ten.
- H. tpLz and tpHz are the same as tdis.

Figure 1. Load Circuit and Voltage Waveforms





Datasheet of CD74AC08M - IC GATE AND 4CH 2-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CD54AC08F3A	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD54AC08F3A	Samples
CD74AC08E	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC08E	Samples
CD74AC08M	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC08M	Samples
CD74AC08M96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC08M	Samples
CD74AC08M96E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC08M	Samples
CD74AC08M96G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC08M	Samples
CD74AC08MG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC08M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green\* to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

Addendum-Page 1

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of CD74AC08M - IC GATE AND 4CH 2-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 10-Jun-2014

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "--" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information that way not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54AC08, CD74AC08:

- Catalog: CD74AC08
- Military: CD54AC08

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

Datasheet of CD74AC08M - IC GATE AND 4CH 2-INP 14-SOIC


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




### PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013


### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC08M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1




Datasheet of CD74AC08M - IC GATE AND 4CH 2-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Jan-2013




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74AC08M96	SOIC	D	14	2500	367.0	367.0	38.0

# J (R-GDIP-T\*\*)

### CERAMIC DUAL IN-LINE PACKAGE

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.




### **MECHANICAL DATA**

# N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- . All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.






### **MECHANICAL DATA**

# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.








### LAND PATTERN DATA

# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





Datasheet of CD74AC08M - IC GATE AND 4CH 2-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals www.ti.com/computers **Data Converters** dataconverter.ti.com **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial

Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated