

### **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments TPS7A6301QPWPRQ1

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>

### Distributor of Texas Instruments: Excellent Integrated System Limited

Datasheet of TPS7A6301QPWPRQ1 - IC REG LDO ADJ 0.2A 14HTSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com Technical

Documents

Sample &

Buy



**Texas INSTRUMENTS** 

### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E -JUNE 2011-REVISED SEPTEMBER 2015

Support &

Community

### TPS7A63xx-Q1 and TPS7A6401-Q1 300-mA 40-V Low-Dropout Regulator With Ultra-Low Io

#### **Features** 1


- **Qualified for Automotive Applications**
- AEC-Q100 Test Guidance With the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature

Produc

Folder

- Device HBM ESD Classification Level H2
- Device CDM ESD Classification Level C2
- Low Dropout Voltage
  - 300 mV at I<sub>OUT</sub> = 150 mA
- 4-V to 40-V Wide Input-Voltage Range With up to 45-V Transients
- 300-mA Maximum Output Current
- Ultralow Quiescent Current
  - I<sub>QUIESCENT</sub> = 35 µA (Typical) at Light Loads
  - $I_{SLFEP} < 2 \mu A$  When EN = Low
- Fixed (3.3-V and 5-V) and Adjustable (2.5-V to 7-V) Output Voltages
- Integrated Watchdog With Fault/Flag
- Stable With Low-ESR Ceramic Output Capacitor
- Integrated Power-On Reset
  - Programmable Delay
  - Open-Drain Reset Output
- Integrated Fault Protection
  - Short-Circuit and Overcurrent Protection
  - Thermal Shutdown
- Low Input-Voltage Tracking
- Thermally Enhanced 14-Pin HTSSOP-PWP Package and 10-Pin VSON-DRK Package

### **Fixed Output Voltage Option**



### 2 Applications

🖉 Tools &

Software

- Infotainment Systems With Sleep Mode
- **Body Control Modules** 
  - Always-On Battery Applications
    - **Gateway Applications**
  - Remote Keyless Entry Systems
  - Immobilizers

### 3 Description


The TPS7A63xx-Q1 and TPS7A6401-Q1 are a family of low-dropout linear voltage regulators designed for low power consumption and quiescent current less than 35 µA in light-load applications. These devices, designed to achieve stable operation even with a low-ESR ceramic output capacitor, feature an integrated programmable window watchdog and overcurrent protection. Designers can program the output voltage using external resistors. A low-voltage tracking feature allows for a smaller input capacitor and can possibly eliminate the need of using a boost converter during cold-crank conditions. The poweron-reset delay is fixed (250 µs typical), or an external capacitor can program the delay. Because of such features, these devices are well-suited in power supplies for various automotive applications.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS7A63xx-Q1 TPS7A6401-Q1	HTSSOP (14)	5.00 mm × 4.40 mm
TPS7A63xx-Q1	VSON (10)	4.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### **Adjustable Output Voltage Option**





An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E-JUNE 2011-REVISED SEPTEMBER 2015

1	Fea	tures1							
2	Applications 1								
3	Des	cription 1							
4	Rev	ision History 2							
5	Pin	Configuration and Functions 3							
6	Spe	cifications 4							
	6.1	Absolute Maximum Ratings 4							
	6.2	ESD Ratings 4							
	6.3	Recommended Operating Conditions 4							
	6.4	Thermal Information 5							
	6.5	Electrical Characteristics5							
	6.6	Typical Characteristics 7							
7	Deta	ailed Description							
	7.1	Overview							
	7.2	Functional Block Diagrams9							
	7.3	Feature Description 11							

### Table of Contents

	7.4	Device Functional Modes	19
8	App	lication and Implementation	. 20
	8.1	Application Information	. 20
	8.2	Typical Applications	. 20
9	Pow	er Supply Recommendations	. 23
10	Lay	out	. 23
	10.1	Layout Guidelines	23
	10.2	Layout Example	. 24
	10.3	Power Dissipation and Thermal Considerations.	25
11	Dev	ice and Documentation Support	. 28
	11.1	Related Links	. 28
	11.2	Community Resources	28
	11.3	Trademarks	. 28
		Electrostatic Discharge Caution	
	11.5	Glossary	. 28
12	Мес	hanical, Packaging, and Orderable	
	Info	mation	. 28

Texas Instruments

www.ti.com

Page

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision D (July 2012) to Revision E

Changes from Revision B (December 2011) to Revision C	Page
Deleted two Typical Characteristics graphs	
Deleted the NO. column from the electrical tables	
Corrected part number in numerous locations throughout the data sheet	
Added new bullets at top of Features list	1
Changes from Revision C (April 2012) to Revision D	Page
<ul> <li>Added ESD Ratings table, Feature Description section, Device Functional Modes, Applica section, Power Supply Recommendations section, Layout section, Device and Document Mechanical, Packaging, and Orderable Information section</li> </ul>	<i>tation Support</i> section, and
Added ESD Ratings table. Feature Description section. Device Functional Modes. Application	

### Changed regulated output voltage (6.1), added text to the test conditions (10mA to 200mA, V<sub>IN</sub> = V<sub>OUT</sub> + 1V to 16V) ...... 5

## Changes from Revision A (August 2011) to Revision B Page Deleted devices TPS7A64333-Q1 and TPSA6450-Q1

# Changes from Original (June 2011) to Revision A Page • Deleted the Ordering Information Table 3 • Changed values for V<sub>IL</sub> and V<sub>IH</sub> in the Watchdog Enable Input (nWD\_EN pin) section 6

Product Folder Links: TPS7A6301-Q1 TPS7A6333-Q1 TPS7A6350-Q1 TPS7A6401-Q1





www.ti.com

### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1


SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

### 5 Pin Configuration and Functions





DRK Package 10-Pin VSON With Exposed Thermal Pad Top View (Fixed Output Voltage Option)



#### **Pin Functions**

PIN					
NAME	PWP	DRK	I/O	DESCRIPTION	
EN	5	4	I	Chip enable pin: This is a high-voltage-tolerant input pin with an internal pulldown. A high input to this pin activates the device and turns the regulator ON. Connect this input to the VIN terminal for self-bias applications. If this pin remains unconnected, the device stays disabled.	
FB	3	—	I	Feedback pin (only applicable for TPS7A6x01-Q1): Sense voltage for error amplifier	
GND	4	3	I/O	Ground pin: This is signal ground pin of the device.	
NC	3	_	_	Not connected (only applicable for TPS7A6333-Q1 and TPS7A6350-Q1)	
NC	8	—	—	Not connected	
NC	11	_	_	Not connected	
NC	13	_	_	Not connected	
nRST	2	2	0	Reset pin: This is an open-drain reset output pin with an external pullup resistor connected to the VOUT pin.	
nWD_EN	12	9	I	Watchdog enable pin: A high input to this pin disables the watchdog, and vice versa. This is an active-low input pin with an internal pulldown. Leaving this pin is unconnected and floating keeps the watchdog enabled. An external microcontroller can pull this pin high momentarily to disable and reinitialize the watchdog.	
RDELAY	6	8	0	Reset delay timer pin: This pin programs the reset delay timer using an external capacitor (C <sub>DLY</sub> ) to ground.	
ROSC	14	10	0	ROscillator pin: This pin programs the internal oscillator frequency (and hence the duration of the watchdog window) by connecting an external resistor to ground.	
WD	10	7	I	Watchdog service pin: This is an input pin to provide a service signal to the watchdog.	
WD_FLAG	9	6	0	Watchdog flag pin (for TPS746401-Q1 only): This is an active-high latched fault (that is, flag) output pin with an external pullup resistor connected to VOUT pin.	
WD_FLT	9	6	0	Watchdog fault pin (for TPS7A63xx-Q1 only): This is an active-low fault output pin with an external pullup resistor connected to the VOUT pin.	
VIN	1	1	I	Input voltage pin: The unregulated input voltage is supplied to this pin. A bypass capacitor connected between the VIN pin and GND pin dampens line transients on the input.	
VOUT	7	5	ο	Regulated output voltage pin: This is a regulated voltage output ( $V_{OUT}$ = 3.3 V or 5 V or a programmed value) pin with a limitation on maximum output current. For devices with adjustable output voltage (TPS7A6x01-Q1), connecting an external resistor network programs the output voltage. In order to achieve stable operation and prevent oscillation, connect an external output capacitor ( $C_{OUT}$ ) with low ESR between this pin and GND pin.	

Copyright © 2011–2015, Texas Instruments Incorporated

Submit Documentation Feedback



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

TEXAS INSTRUMENTS

www.ti.com

### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	DESCRIPTION	MIN	MAX	UNIT
V <sub>IN</sub> , V <sub>EN</sub>	Unregulated inputs <sup>(2)(3)</sup>		45	V
V <sub>OUT</sub>	Regulated output		7	V
FB	Sense voltage for error amplifier <sup>(2)</sup>		7	V
ROSC	Constant-voltage reference <sup>(2)</sup>		7	V
nWD_EN, WD, WD_FLAG, WD_FLT	Watchdog inputs and outputs <sup>(2)</sup>		7	V
nRST	Open-drain reset output <sup>(2)</sup>		7	V
RDELAY	Reset delay timer output <sup>(2)</sup>		7	V
T <sub>A</sub>	Operating ambient temperature		125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to GND.

(2) Absolute negative voltage on these pins not to go below -0.3 V.

(3) Absolute maximum voltage for duration less than 480 ms.

### 6.2 ESD Ratings

			VALUE	UNIT
.,	Flastrastatia diasharaa	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±4000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	±1500	V

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V <sub>IN</sub> , V <sub>EN</sub>	Unregulated input voltage	4	40	V
nRST, RDELAY, nWD_EN, WD_FLT <sup>(1)</sup> , WD_FLAG <sup>(2)</sup> , WD, FB <sup>(3)</sup>	Low voltage input or output	0	5.25	V
TJ	Operating junction temperature range	-40	150	°C

(1) Applicable for TPS7A63xx-Q1 only

Applicable for TPS746401-Q1 only
 Applicable for TPS7A6301-Q1 and TP

(3) Applicable for TPS7A6301-Q1 and TPS7A6401-Q1 only



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E-JUNE 2011-REVISED SEPTEMBER 2015

### 6.4 Thermal Information

		TPS7A6 TPS7A6		
	THERMAL METRIC <sup>(1)</sup>	PWP (HTTSOP)	DRK (VSON)	UNIT
		14 PINS	10 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	46	36.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	32.6	36.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27.4	11.6	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.2	0.5	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	27.2	11.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.5	3.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

 $V_{IN} = 14 \text{ V}, \text{ } \text{T}_{\text{J}} = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLT	AGE (VIN PIN)					
V <sub>IN</sub>	Input voltage	$V_{OUT} = 2.5 V \text{ to } 7 V, I_{OUT} = 1 \text{ mA}$	V <sub>OUT</sub> + 0.3 V		40	V
IQUIESCENT	Quiescent current	$V_{IN} = 8.2 \text{ V to } 18 \text{ V}, V_{EN} = 5 \text{ V},$ $I_{OUT} = 0.01 \text{ mA to } 0.75 \text{ mA}$		35		μA
I <sub>SLEEP</sub>	Sleep or shutdown current	$V_{IN} = 8.2 \text{ V to } 18 \text{ V}, V_{EN} < 0.8 \text{ V}, I_{OUT} = 0 \text{ mA (no load)}, T_A = 125^{\circ}\text{C}$			3	μA
V <sub>IN-UVLO</sub>	Undervoltage lockout voltage	Ramp $V_{IN}$ down until output is turned OFF		3.16		V
V <sub>IN(POWERUP)</sub>	Power-up voltage	Ramp V <sub>IN</sub> up until output is turned ON		3.45		V
DEVICE ENA	BLE INPUT (EN PIN)					
V <sub>IL</sub>	Logic-input low level		0		0.8	V
V <sub>IH</sub>	Logic-input high level		2.5		40	V
REGULATED	OUTPUT VOLTAGE (VOUT F	PIN)				
V <sub>OUT</sub>	Regulated output voltage	Fixed V <sub>OUT</sub> value (3.3 V, 5 V or a programmed value), I <sub>OUT</sub> = 10 mA to 200 mA, V <sub>IN</sub> = V <sub>OUT</sub> + 1 V to 16V	-2%		2%	
A\/	Line regulation	$V_{\text{IN}}$ = 6 V to 28 V, $I_{\text{OUT}}$ = 10 mA, $V_{\text{OUT}}$ = 5 V			15	mV
$\Delta V_{\text{LINE-REG}}$		$V_{\text{IN}}$ = 6 V to 28 V, $I_{\text{OUT}}$ = 10 mA, $V_{\text{OUT}}$ = 3.3 V			20	mV
۸\/	Load regulation	$I_{OUT}$ = 10 mA to 200 mA, $V_{IN}$ = 14 V, $V_{OUT}$ = 5 V			25	mV
$\Delta V_{LOAD-REG}$		$I_{OUT}$ = 10 mA to 200 mA, $V_{IN}$ = 14 V, $V_{OUT}$ = 3.3 V			35	mV
V	Dropout voltage	I <sub>OUT</sub> = 200 mA			500	mV
V <sub>DROPOUT</sub>	(V <sub>IN</sub> – V <sub>OUT</sub> )	I <sub>OUT</sub> = 150 mA			300	mV
$R_{SW}^{(1)}$	Switch resistance	VIN to VOUT resistance			2	Ω
		V <sub>OUT</sub> in regulation	0		200	mA
IOUT	Output current	$[V_{OUT} \text{ in regulation}, V_{OUT} = 3.3 \text{ V}, V_{IN} = 6 \text{ V}]^{(2)}$	0		300	mA
I <sub>CL</sub>	Output current limit	V <sub>OUT</sub> = 0 V (VOUT pin is shorted to ground)	350		1000	mA
PSRR <sup>(3)</sup>	Power-supply ripple	$V_{\text{IN-RIPPLE}}$ = 0.5 Vpp, $I_{\text{OUT}}$ = 200 mA, frequency = 100 Hz, $V_{\text{OUT}}$ = 5 V and $V_{\text{OUT}}$ = 3.3 V		60		dP
	rejection	$\label{eq:VIN-RIPPLE} \begin{array}{l} V_{\text{IN-RIPPLE}} = 0.5 \ \text{Vpp}, \ \text{I}_{\text{OUT}} = 200 \ \text{mA}, \ \text{frequency} = 150 \\ \text{kHz}, \ \text{V}_{\text{OUT}} = 5 \ \text{V} \ \text{and} \ \text{V}_{\text{OUT}} = 3.3 \ \text{V} \end{array}$		30		dB
RESET (nRST	PIN)					
V <sub>OL</sub>	Reset pulled low	$I_{OL} = 5 \text{ mA}$			0.4	V

(1) This test is done with  $V_{OUT}$  in regulation, measuring the  $V_{IN} - V_{OUT}$  parameter when  $V_{OUT}$  drops by 100 mV from the programmed value (of  $V_{OUT}$ ) at specified loads.

(2) Design Information - not tested; specified by characterization.
 (3) Specified by design - not tested.

Copyright © 2011–2015, Texas Instruments Incorporated

Product Folder Links: TPS7A6301-Q1 TPS7A6333-Q1 TPS7A6350-Q1 TPS7A6401-Q1

Submit Documentation Feedback



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E-JUNE 2011-REVISED SEPTEMBER 2015

TEXAS INSTRUMENTS

www.ti.com

### **Electrical Characteristics (continued)**

 $V_{IN} = 14 \text{ V}, \text{ } \text{T}_{\text{J}} = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>ОН</sub>	Leakage current	Reset pulled to VOUT through a 5-k $\Omega$ resistor			1	μA
	D	$V_{OUT}$ powered up above internally set tolerance, $V_{OUT}$ = 5 V	4.5	4.65	4.77	
V <sub>TH(POR)</sub>	Power-on-reset threshold	$V_{\text{OUT}}$ powered up above internally set tolerance, $V_{\text{OUT}}$ = 3.3 V		3.07		V
UV <sub>THRES</sub> F	Described	$V_{OUT}$ falling below internally set tolerance, $V_{OUT} = 5 V$	4.5	4.65	4.77	
	Reset threshold	$V_{OUT}$ falling below internally set tolerance, $V_{OUT}$ = 3.3 V		3.07		V
(2)	D	C <sub>DLY</sub> = 100 pF		300		μs
t <sub>POR</sub> <sup>(2)</sup>	Power-on-reset delay	C <sub>DLY</sub> = 100 nF		300		ms
t <sub>POR-PRESET</sub>	Internally preset Power-on-reset delay	$C_{\text{DLY}}$ not connected, $\text{V}_{\text{OUT}}$ = 5 V and $\text{V}_{\text{OUT}}$ = 3.3 V		250		μs
DEGLITCH	Reset deglitch time			5.5		μs
	Y (RDELAY PIN)	r				
V <sub>TH(RDELAY)</sub>	Threshold to release nRST high	Voltage at RDELAY pin is ramped up		3	3.3	V
I <sub>DLY</sub>	Delay capacitor charging current		0.75	1	1.25	μA
l <sub>ol</sub>	Delay capacitor discharging current	Voltage at RDELAY pin = 1 V	5			mA
CURRENT VO	OLTAGE REFERENCE (ROSC	PIN)				
V <sub>ROSC</sub>	Voltage reference		0.95	1	1.05	V
	FAULT / FLAG OUTPUT (WD	_FLT / WD_FLAG Pin)			ļ	
V <sub>OL</sub>	Logic output low level	I <sub>OL</sub> = 5 mA			0.4	V
он	Leakage current	WD_FLT/WD_FLG pulled to $V_{OUT}$ through 5-k $\Omega$ resistor			1	μA
WATCHDOG	ENABLE INPUT (nWD_EN PI	N)				
V <sub>IL</sub>	Logic input low level				0.8	V
V <sub>IH</sub>	Logic input high level	3 V < V <sub>DD</sub> < 5.25 V	2.5			V
	INPUT PULSE (WD PIN)					
V <sub>IL</sub>	Logic input low level				0.8	V
V <sub>IH</sub>	Logic input high level	3 V < V <sub>DD</sub> < 5.25 V	2.5			V
	<u> </u>	$R_{OSC} = 10 \ k\Omega \pm 1\%$		10		
t <sub>WD</sub>	Watchdog window duration	$R_{OSC} = 20k\Omega \pm 1\%$		20		ms
t <sub>WD-tol</sub>	Tolerance of watchdog period using external resistor	Excludes tolerance of R <sub>OSC</sub> (external resistor connected to ROSC pin)	-10%	-	10%	
t <sub>WD-DEFAULT</sub>	Default watchdog period	External resistor not connected, ROSC pin is floating or open	108	164	254	ms
WD-HOLD	Minimum pulse width for resetting watch dog timer			1.65		μs
OPERATING	TEMPERATURE RANGE				1	
TJ	Operating junction temperature		-40		150	°C
T <sub>SHUTDOWN</sub>	Thermal shutdown trip point			165		°C
T <sub>HYST</sub>	Thermal shutdown hysteresis			10		٥C

6

Product Folder Links: TPS7A6301-Q1 TPS7A6333-Q1 TPS7A6350-Q1 TPS7A6401-Q1




www.ti.com

#### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

### 6.6 Typical Characteristics



Copyright © 2011–2015, Texas Instruments Incorporated

Submit Documentation Feedback




#### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1 SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

TEXAS INSTRUMENTS

www.ti.com

**Typical Characteristics (continued)** 



Copyright © 2011–2015, Texas Instruments Incorporated



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

### 7 Detailed Description

### 7.1 Overview

TPS7A63xx-Q1 and TPS7A6401-Q1 is a family of monolithic low-dropout linear voltage regulators with integrated watchdog and reset functionality. These voltage regulators are designed for low power consumption and quiescent current less than 25  $\mu$ A in light-load applications. Because of a programmable reset delay (also called power-on-reset delay), these devices are well-suited in power supplies for microprocessors and microcontrollers.

These devices are available in two fixed and adjustable output-voltage versions as follows:

- Fault (WD\_FLT) output version: TPS7A63xx-Q1
- Flag (WD\_FLAG) output version: TPS7A6401-Q1

*Feature Description* describes the features of the TPS7A63xx-Q1 and TPS7A6401-Q1 voltage regulators in detail.

### 7.2 Functional Block Diagrams




Figure 13. TPS7A6333-Q1 and TPS7A6350-Q1 (Fixed Output Voltage With Fault Output)

Submit Documentation Feedback



#### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1 SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

TEXAS INSTRUMENTS

www.ti.com

### **Functional Block Diagrams (continued)**




Figure 14. TPS7A6301 (Adjustable Output Voltage With Fault Output)




Figure 15. TPS7A6401-Q1 (Adjustable Output Voltage With Flag Output)



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

### 7.3 Feature Description

### 7.3.1 Power Up, Reset Delay, and Reset Output

During power up, the regulator incorporates a protection scheme to limit the current through the pass element and output capacitor. When the input voltage exceeds a certain threshold ( $VIN_{(POWERUP)}$ ) level, the output voltage begins to ramp up as shown in Figure 16.

When starting up, and also when the output recovers from a negative voltage spike due to a load step or a dip in the input voltage for a specified duration, the device implements reset delay to indicate that output voltage is stable and in regulation.

When the output voltage reaches the power-on-reset threshold  $(V_{TH(POR)})$  level, that is, 93% of regulated output voltage (3.3 V or 5 V, or a programmed value), a constant output current charges an external capacitor  $(C_{DLY})$  to an internal threshold  $(V_{TH(RDELAY)})$  voltage level. Then, nRST asserts high and  $C_{DLY}$  discharges through an internal load. This allows  $C_{DLY}$  to charge from approximately 0 V during the next power cycle.

Program the reset delay time by connecting an external capacitor ( $C_{DLY}$ ,100 pF to 100 nF) to the RDELAY pin. Equation 1 gives the delay time:

 $t_{\text{POR}} = \frac{\text{CDLY} \times 3}{1 \times 10^{-6}}$ 

where




Figure 16. Power Up and Conditions for Activation of Reset




Figure 17. Reset Delay and Deglitch Filter

Submit Documentation Feedback

As Figure 17 shows, if the regulated output voltage falls below 93% of the set level, nRST asserts low after a short de-glitch time of approximately 5.5  $\mu$ s (typical). In case of negative transients in the input voltage (V<sub>IN</sub>), the reset signal asserts low only if the output (V<sub>OUT</sub>) drops and stays below the reset threshold level (V<sub>TH(POR)</sub>) for more than the deglitch time (t<sub>DEGLITCH</sub>), as Figure 17 and Figure 20 illustrate. While nRST is low, if the input voltage returns to the nominal operating voltage, the normal power-up sequence ensues. nRST asserts high only if the output voltage exceeds the reset threshold voltage (V<sub>TH(POR)</sub>) and the reset delay time (t<sub>POR</sub>) has elapsed.

Copyright © 2011–2015, Texas Instruments Incorporated

11

(1)



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

### Feature Description (continued)

### 7.3.2 Adjustable Output Voltage

Program the regulated output voltage (V<sub>OUT</sub>) by connecting external resistors to FB pin. Calculate the feedback resistor values using Equation 2.

$$V_{OUT} = V_{REF} \left[ 1 + \frac{R1}{R2} \right]$$

where

- V<sub>OUT</sub>= desired output voltage
- V<sub>REF</sub> = reference voltage (V<sub>REF</sub>= 1.23 V, typically)
- R1, R2 = feedback resistors (see Figure 15)

Equation 3 gives the overall tolerance of the regulated output.

$$tol_{V_{OUT}} = tol_{V_{REF}} + \left[\frac{R1}{R1 + R2}\right] \left[tol_{R1} + tol_{R2}\right]$$

where

- tol<sub>VOUT</sub> = tolerance of the output voltage
- $tol_{VREF}$  = tolerance of the internal reference voltage ( $tol_{VREF}$  = ± 1.5% typically)
- tol<sub>R1</sub>,tol<sub>R2</sub> = tolerance of feedback resistors R1, R2


For a tighter tolerance on V<sub>OUT</sub>, select lower-value feedback resistors. TI recommends to select feedback resistors such that the sum of R1 and R2 is from 20 k $\Omega$  to 200 k $\Omega$ .

#### 7.3.3 Chip Enable

These devices have a high-voltage-tolerant EN pin that an external microcontroller or a digital control circuit can use to enable and disable them. A high input to this pin activates the device and turns the regulator on. For self bias applications, connect this input to the VIN terminal. An internal pulldown resistor is connected to this pin, and therefore if this pin remains unconnected, the device stays disabled.

#### 7.3.4 Charge Pump Operation

These devices have an internal charge pump which turns on or off depending on the input voltage and the output current. The charge pump switching circuitry must not cause conducted emissions to exceed required thresholds on the input voltage line. For a given output current, the charge pump stays on at lower input voltages and turns off at higher input voltages. The charge pump switching thresholds are hysteretic. Figure 18 and Figure 19 show typical switching thresholds for the charge pump at light ( $I_{OUT}$  < approximately 2 mA) and heavy ( $I_{OUT}$  > approximately 2 mA) loads, respectively.






Figure 18. Charge Pump Operation at Light Loads

Figure 19. Charge Pump Operation at Heavy Loads

Submit Documentation Feedback

Product Folder Links: TPS7A6301-Q1 TPS7A6333-Q1 TPS7A6350-Q1 TPS7A6401-Q1

(2)

(3)

Texas

INSTRUMENTS

www.ti.com



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

### 7.3.5 Low-Power Mode

**INSTRUMENTS** 

At light loads and high input voltages ( $V_{IN}$  > approximately 8 V, such that the charge pump is off), the device operates in low-power mode and the quiescent current consumption is reduced to 25  $\mu$ A (typical) as shown in Table 1.

Table 1. Typical Quieso	cent Current Consumption
-------------------------	--------------------------

Ι <sub>ουτ</sub>	Charge Pump ON	Charge Pump OFF
I <sub>OUT</sub> < approximately 2 mA (Light load)	250 μΑ	35 μΑ (Low-power mode)
I <sub>OUT</sub> > approximately 2 mA (Heavy load)	280 µA	70 µA

### 7.3.6 Undervoltage Shutdown

These devices have an integrated undervoltage lockout (UVLO) circuit to shut down the output if the input voltage ( $V_{IN}$ ) falls below an internally fixed UVLO threshold level ( $V_{IN-UVLO}$ ). This ensures that the regulator does not latch into an unknown state during low input voltage conditions. The regulator powers up when the input voltage exceeds the  $V_{IN(POWERUP)}$  level, as Figure 20 shows.

### 7.3.7 Low-Voltage Tracking

At low input voltages, the regulator drops out of regulation, and the output voltage tracks the input minus a voltage based on the load current ( $I_{OUT}$ ) and switch resistance ( $R_{SW}$ ), as Figure 20 shows. This feature allows for a smaller input capacitor and can possibly eliminate the need of using a boost convertor during cold crank conditions, as Figure 20 shows.

### 7.3.8 Integrated Fault Protection

These devices feature integrated fault protection to make them ideal for use in automotive applications. In order to remain in a safe area of operation during certain fault conditions, the devices use internal current-limit protection and current-limit foldback to limit the maximum output current. This protects them from excessive power dissipation. For example, during a short-circuit condition on the output, fault protection limits the current through the pass element to  $I_{Cl}$  to protect the device from excessive power dissipation.

#### 7.3.9 Thermal Shutdown


These devices incorporate a thermal shutdown (TSD) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the TSD trip point. The junction temperature exceeding the TSD trip point causes the output to turn off. When the junction temperature falls below TSD trip point, the output turns on again, as Figure 21 shows.


Product Folder Links: TPS7A6301-Q1 TPS7A6333-Q1 TPS7A6350-Q1 TPS7A6401-Q1



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E - JUNE 2011 - REVISED SEPTEMBER 2015





TEXAS

INSTRUMENTS

Figure 20. Low-Voltage Tracking and Undervoltage Lockout



### 7.3.10 Integrated Window Watchdog

These devices have an integrated watchdog with fault (WD FLT) and flag (WD FLAG) output options. Both device options are available in fixed- and adjustable-output versions. The watchdog operation, service fault conditions, and difference between fault (TPS7A63xx-Q1) and flag (TPS746401-Q1) output versions are described as follows.

### 7.3.10.1 Programmable-Window Watchdog

Program the duration of the watchdog window by connecting an external resistor (R<sub>OSC</sub>) to ground at the ROSC pin. The current through the resistor sets the clock frequency of the internal oscillator. The user can adjust the duration of the watchdog window (that is, the watchdog timer period) by changing the resistor value. The duration of the watchdog window and the duration of the fault output are multiples of the internal oscillator frequency and are given by the following equations:

- $t_{WD} = 10^{-6} \times R_{OSC} = 5000 \times 1 / f_{OSC}$  $t_{WD OUT} = 1 / f_{OSC}$
- $t_{CW} = t_{OW} = 1 / 2 t_{WD}$

where

- t<sub>WD</sub> = width of watchdog window
- R<sub>OSC</sub> = resistor connected at ROSC pin
- $t_{WD_OUT}$  = duration of fault output
- f<sub>OSC</sub> = frequency of internal oscillator
- t<sub>CW</sub> = duration of closed window
- t<sub>OW</sub> = duration of open window

(6)

As shown in Figure 22, each watchdog window consists of an open window and a closed window, each having a width approximately 50% of the watchdog window. However, there is an exception to this; the first open window after watchdog initialization is eight times the duration of the watchdog window. All open windows except the one after watchdog initialization are one-half the width of the watchdog window. On initialization, the watchdog must receive service (by software, external microcontroller, and so forth) only during an open window. A watchdog serviced during a closed window, or not serviced during a open window, creates a watchdog fault condition.

Product Folder Links: TPS7A6301-Q1 TPS7A6333-Q1 TPS7A6350-Q1 TPS7A6401-Q1

Copyright © 2011-2015, Texas Instruments Incorporated





### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015




Figure 22. Watchdog Window Duration

### 7.3.10.2 Watchdog Enable

An external microcontroller or a digital circuit can apply an appropriate signal to the nWD\_EN pin to enable or disable the watchdog. A low input to this pin turns the watchdog on. Because of an internal pulldown resistor connected to this pin, leaving the pin unconnected keeps the watchdog enabled.

### 7.3.10.3 Watchdog Service Signal

In order for the watchdog service signal (WD) to service an open window correctly, the service signal must stay high for a duration of at least  $t_{WD\_HOLD}$ . The recommended value of  $t_{WD\_HOLD}$  is given by Equation 7:

 $t_{\text{WD}\_\text{HOLD}} = 3 \times t_{\text{WD}\_\text{OUT}}$ 

#### 7.3.10.4 Watchdog Fault Outputs

The WD\_FLT pin and WD\_FLAG pin are fault output terminals for the TPS7A63xx-Q1 and TPS7A6401-Q1 devices, respectively. Typically, one pulls these fault outputs high to a regulated output supply. In the case of a watchdog fault condition, the TPS7A63xx-Q1 momentarily pulls WD\_FLT low for a duration of  $t_{WD_OUT}$ , whereas the TPS746401-Q1 latches the WD\_FLAG high and momentarily pulls nRST low for a duration of  $t_{WD_OUT}$ .

#### 7.3.10.5 Watchdog Initialization

On power up and during normal operation, the watchdog initializes under the conditions shown in Table 2. The normal operation of the watchdog for the WD\_FLT and WD\_FLAG output device options is shown in Figure 23 and Figure 24, respectively.

Edge	What causes watchdog to initialize?	TPS7A63xx-Q1 (FAULT Option)	TPS746401-Q1 (FLAG Option)
	Rising edge of nRST (when $V_{OUT}$ exceeds $V_{TH(POR)})$ while the watchdog is in the enabled state, for example, during soft power up	$\checkmark$	~
Z	Falling edge of nWD_EN while the nRST is already high, for example, when the microprocessor enables the watchdog after the device is powered up	$\checkmark$	$\checkmark$
	Rising edge of WD_FLT while the nRST is already high and the watchdog is in the enabled state, for example, right after a closed window is serviced	$\checkmark$	Х

### Table 2. Conditions For Watchdog Initialization

Submit Documentation Feedback

(7)



#### **TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1** SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

TEXAS INSTRUMENTS

www.ti.com

two HOLD

<1⁄2 two

1/2 two

### 7.3.10.6 Watchdog Operation





Figure 23. Power Up, Initialization, and Normal Operation for TPS7A63xx-Q1



<8 **t**wp

OW WD Initializ

of Vout

Figure 23 shows watchdog initialization and operation for the TPS7A63xx-Q1. After output voltage is in regulation and reset asserts high (clearly the chip-enable pin is high), the watchdog becomes enabled when an external signal pulls nWD\_EN (the watchdog enable pin) low. This causes the watchdog to initialize and wait for a service signal during the first open window for 8× the duration of  $t_{WD}$ . A service signal applied to the WD pin during the first open window resets the watchdog counter and a closed window starts. To prevent a fault condition from occurring, watchdog service must not occur during the closed window. Watchdog service must occur during the following open window to prevent fault condition from occurring. The fault output (WD\_FLT), externally pulled up to VOUT (typically), stays high as long as the watchdog receives proper serviced and there is no fault condition.

Figure 24 shows watchdog initialization and operation for FLAG output version (TPS7A6401-Q1). The fault output (WD\_FLAG), externally pulled up to VOUT (typically), stays low as long as the watchdog receives proper service and there is no fault condition.

Likewise, enabling the watchdog before powering the device on (that is, pulling the nWD\_EN pin low before power up), the watchdog initializes as soon as the output voltage is in regulation and reset asserts high (see Table 2 for Conditions for Watchdog Initialization).




www.ti.com

### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

#### 7.3.10.7 Watchdog Fault Conditions






Figure 25. Watchdog Service Fault Conditions for TPS7A63xx-Q1

Figure 26. Watchdog Service Fault Conditions for TPS7A6401-Q1

For both device options, a watchdog fault condition occurs in following (non-exhaustive) cases:

- When the watchdog receives service during a closed window.
- When watchdog does not receive service during an open window (this open window could be the one after watchdog initialization, or the one following a closed window).

As shown in Figure 25, for TPS7A63xx-Q1 the first watchdog fault registers when the watchdog receives service during a closed window. This causes the watchdog fault pin (WD\_FLT) to go low temporarily for a duration of  $t_{WD_OUT}$ . Following the fault, the watchdog reinitializes. Likewise, the second fault registers when the watchdog does not receive service during an open window (following a closed window). Again, the fault pin (WD\_FLT) is asserts low for a duration of  $t_{WD_OUT}$ .

As shown in Figure 26, for TPS746401-Q1 the first watchdog fault registers when watchdog receives service during a closes window. This causes the watchdog flag pin (WD\_FLAG) to become high and stay latched. At the same time, nRST pin goes low temporarily for the duration of  $t_{WD_OUT}$ . WD\_FLAG remains high until toggling the nWD\_EN pin disables and re-enables the watchdog or the watchdog receives service properly (while nWD\_EN is low and nRST is high). The second fault registers when the watchdog does not receive service during an open window (following a closed window). While WD\_FLAG is high (that is, during a fault condition), if the watchdog stays enabled, and reset is high; a watchdog service signal can also bring WD\_FLAG low (about 5  $\mu$ s after the watchdog receives service).

Copyright © 2011–2015, Texas Instruments Incorporated



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

Texas Instruments

www.ti.com

SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015




Figure 27. Watchdog Fault During Initialization, and Reinitialization During Reset for TPS7A63xx-Q1

Figure 28. Watchdog Fault During Initialization, and Reinitialization During Reset for TPS7A6401-Q1

As shown in Figure 27 for the TPS7A6401-Q1, the watchdog fault condition also occurs if the watchdog does not receive service during the open window after watchdog initialization. That is, if the watchdog does not receive service during the first  $8 \times t_{WD_OUT}$  period after initialization, a fault condition occurs. This causes the watchdog fault pin (WD\_FLT) to go low temporarily for a duration of  $t_{WD_OUT}$ . In case of a load transient, if the regulated output voltage drops down causing reset (nRST) to go low, the rising edge on nRST causes the watchdog to reinitialize (that is, when reset becomes high with the watchdog still enabled). During a fault condition (that is, WD\_FLT is low) with the watchdog disabled, the fault output continues to stay low until  $t_{WD_OUT}$  is elapsed. A falling edge on nWD\_EN pin causes the watchdog to reinitialize while nRST is still high.

As shown in Figure 28 for the TPS7A6401-Q1, the watchdog fault condition also occurs if the watchdog does not receive service during the open window after watchdog initialization. That is, if the watchdog does not receive service in first  $8 \times t_{WD_OUT}$  period after initialization, a fault condition occurs. This causes the watchdog flag pin (WD\_FLAG) to become high and stay latched. At the same time, the nRST pin goes low temporarily for a duration of  $t_{WD_OUT}$ . In the case of a load transient, if the regulated output voltage drops down causing the reset output to go low, the WD\_FLAG asserts low, and the rising edge on nRST causes the watchdog to reinitialize (while the watchdog remains enabled). During a fault condition (that is, WD\_FLAG is high), and with a disabled watchdog, the flag output continues to stay high as long as the watchdog remains enabled or receives proper service. However, nRST stays low until  $t_{WD_OUT}$  elapses. Re-enabling the watchdog causes watchdog to reinitialize (while nRST is still high).



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

### 7.4 Device Functional Modes

### 7.4.1 Operation With V<sub>IN</sub> Lower Than 4 V

The TPS7A63xx-Q1 and TPS7A6401-Q1 family devices operate with input voltage above 4 V. The typical UVLO voltage is 3.16 V. The device can operate at input voltage lower than 4 V, but at input voltage below the actual UVLO, the device will shut down.

### 7.4.2 Operation With V<sub>IN</sub> Larger Than 4 V

When  $V_{IN}$  is greater than 4 V, if the input voltage is higher than  $V_{OUT}$  plus the dropout voltage, the output voltage is equal to the set value. Otherwise, the output voltage is equal to VIN minus the dropout voltage.



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E-JUNE 2011-REVISED SEPTEMBER 2015

TEXAS INSTRUMENTS

www.ti.com

### 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

Typical application circuits for TPS76333-Q1/TPS76350-Q1 and TPS7A6401-Q1 are shown in Figure 29 and Figure 32. Depending on the end application, one may use different values of external components. Carefully select feedback resistors (R1 and R2), used to program the output voltage. Using smaller resistors results in higher current consumption, whereas using very large resistors impacts the sensitivity of the regulator. Therefore, TI recommends selecting feedback resistors such that the sum of R1 and R2 is from 20 k $\Omega$  to 200 k $\Omega$ .

### 8.1.1 Example

If the desired regulated output voltage is 5 V, after selecting R2 then one can calculate R1 using (or vice versa) Equation 2. Knowing  $V_{REF} = 1.23$  V (typical),  $V_{OUT} = 5$  V, selecting R2 = 20 k $\Omega$ , the calculated value of R1 is 61.3 k $\Omega$ .

During fast load steps, an application may require a larger output capacitor to prevent the output from temporarily dropping down. TI recommends a low-ESR ceramic capacitor with dielectric of type X5R or X7R. One can also connect a bypass capacitor at the output to decouple high-frequency noise as per the end application.

### 8.2 Typical Applications

### 8.2.1 Typical Application Using the TPS7A6333-Q1 or TPS7A6350-Q1




Figure 29. Typical Application Schematic, TPS7A6333-Q1/6350-Q1



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

### **Typical Applications (continued)**

### 8.2.1.1 Design Requirements

**INSTRUMENTS** 

For this design example, use the parameters listed in Table 3.

Table 3. Design	Parameters
-----------------	------------

DESIGN PARAMETER	EXAMPLE VALUES
Input voltage range	4 V - 40 V
Input capacitor range	10 μF - 22 μF
Output voltage	3.3 V, 5 V
Output current rating	300 mA maximum
Output capacitor range	1 μF-10 μF


### 8.2.1.2 Detailed Design Procedure

When using TPS7A6333/50-Q1, TI recommends adding a 10- $\mu$ F to 22- $\mu$ F capacitor to the input to keep the input voltage stable. TI also recommends adding a 1- $\mu$ F to 10- $\mu$ F low ESR ceramic capacitor to get a stable output.

The reset delay time is set by an external capacitor (CDLY) to ground, capacitor value typical from 100 pF to 100 nF. Equation 1 provides the method for the calculation.

Connecting an external resistor to ground at the ROSC pin can set the duration of the watchdog window. Equation 4 provides the method for the calculation. Usually a  $10-k\Omega$  to  $200-k\Omega$  resistor can be used to set the time.

### 8.2.1.3 Application Curves



21



### **TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1** SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

Texas Instruments

www.ti.com

### 8.2.2 Typical Application Using the TPS7A6401-Q1




Figure 32. Typical Application Schematic TPS7A6401-Q1

### 8.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 4.

#### **Table 4. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUES
Input voltage range	4 V - 40 V
Input capacitor range	10 μF-22 μF
Output voltage	2.5 V - 7 V
Output current rating	300 mA maximum
Output capacitor range	1 μF-10 μF

### 8.2.2.2 Detailed Design Procedure

When using TPS7A6401-Q1, TI recommends adding a 10- $\mu$ F to 22- $\mu$ F capacitor to the input to keep the input voltage stable. TI also recommends adding a 1- $\mu$ F to 10- $\mu$ F low ESR ceramic capacitor to get a stable output.

The output voltage is set by the R1 and R2 resistor network. Output voltage can be calculated by Equation 2.

The reset delay time is set by an external capacitor (CDLY) to ground, capacitor value typical from 100 pF to 100 nF. Equation 1 provides the method for the calculation. Connecting an external resistor to ground at the ROSC pin can set the duration of the watchdog window. Equation 4 provides the method for the calculation. Usually a  $10-k\Omega$  to  $200-k\Omega$  resistor can be used to set the time.




www.ti.com

### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015





### 9 Power Supply Recommendations

The device is designed to operate from an input-voltage supply range from 4 V to 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7A63XX or TPS7A64XX-Q1 device, TI recommends adding an electrolytic capacitor with a value of 10  $\mu$ F and a ceramic bypass capacitor at the input.

### 10 Layout

### 10.1 Layout Guidelines

For the LDO power supply, especially these high voltage and large current ones, layout is an important step. If layout is not carefully designed, the regulator could not deliver enough output current because of the thermal limitation. To improve the thermal performance of the device, and maximize the current output at high ambient temperature, it is recommended to spread the thermal pad as large as possible and put enough thermal vias on the thermal pad. Figure 35 shows an example layout.

Product Folder Links: TPS7A6301-Q1 TPS7A6333-Q1 TPS7A6350-Q1 TPS7A6401-Q1



#### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1 SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

Texas Instruments

www.ti.com

### 10.2 Layout Example




Figure 35. Layout Recommendation



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

(8)

(10)

(11)

### **10.3** Power Dissipation and Thermal Considerations

Calculated the power dissipated in the device using Equation 8.

 $P_{D} = I_{OUT} \times (V_{IN} - V_{OUT}) + I_{QUIESCENT} \times V_{IN}$ 

where

- P<sub>D</sub> = continuous power dissipation
- I<sub>OUT</sub> = output current
- V<sub>IN</sub> = input voltage
- V<sub>OUT</sub> = output voltage
- I<sub>QUIESCENT</sub> = quiescent current

As  $I_{QUIESCENT} \ll I_{OUT}$ , therefore, ignore the term  $I_{QUIESCENT} \times V_{IN}$  in Equation 8.

For a device in operation at a given ambient air temperature  $(T_A)$ , calculate the junction temperature  $(T_J)$  using Equation 9.

 $T_J = T_A + (R_{\theta JA} \times P_D)$ 

where

• R<sub>0JA</sub> = junction-to-ambient-air thermal impedance (9)

Calculate the rise in junction temperature due to power dissipation using Equation 10.

$$\Delta T = T_J - T_A = (R_{\theta JA} \times P_D)$$

For a given maximum junction temperature ( $T_{J-Max}$ ), calculate the maximum ambient air temperature ( $T_{A-Max}$ ) at which the device can operate using Equation 11.

 $T_{A-Max} = T_{J-Max} - (R_{\theta JA} \times P_D)$ 

### 10.3.1 Example

If  $I_{OUT} = 100$  mA,  $V_{OUT} = 5$  V,  $V_{IN} = 14$  V,  $I_{QUIESCENT} = 250$  µA, and  $R_{\theta JA} = 50^{\circ}$ C/W, the continuous power dissipated in the device is 0.9 W. The rise in junction temperature due to power dissipation is 45°C. For a maximum junction temperature of 150°C, the maximum ambient air temperature at which the device can operate is 105°C.

For adequate heat dissipation, TI recommends soldering the thermal pad (exposed heat sink) to the thermal land pad on the PCB. Doing this provides a heat conduction path from the die to the PCB and reduces overall package thermal resistance. Power derating curves for the TPS7A63xx-Q1 and TPS7A6401-Q1 PWP package and TPS7A6333-Q1 DRK are comparable; see Figure 36.

Product Folder Links: TPS7A6301-Q1 TPS7A6333-Q1 TPS7A6350-Q1 TPS7A6401-Q1




#### **TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1** SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

**Power Dissipation and Thermal Considerations (continued)** 

TEXAS INSTRUMENTS

www.ti.com




For optimum thermal performance, TI recommends using a high-K PCB with thermal vias between the ground plane and solder pad or thermal land pad; see Figure 37 (a) and (b). Further, use a thicker ground plane and a thermal land pad with a larger surface area to inprove considerably the heat-spreading capabilities of a PCB. For a two-layer PCB, a bat wing layout can enhance the heat-spreading capabilities.



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015

### Power Dissipation and Thermal Considerations (continued)



(b) Dual layer PCB with Bat wings for enhanced heat spreading

Figure 37. Using Multilayer PCB and Thermal Vias for Adequate Heat Dissipation

Keeping other factors constant, surface area of the thermal land pad contributes to heat dissipation only to a certain extent.



### TPS7A6301-Q1, TPS7A6333-Q1, TPS7A6350-Q1, TPS7A6401-Q1

SLVSAB1E – JUNE 2011 – REVISED SEPTEMBER 2015



www.ti.com

### **11 Device and Documentation Support**

### 11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS7A6301-Q1	Click here	Click here	Click here	Click here	Click here
TPS7A6333-Q1	Click here	Click here	Click here	Click here	Click here
TPS7A6350-Q1	Click here	Click here	Click here	Click here	Click here
TPS7A6401-Q1	Click here	Click here	Click here	Click here	Click here

#### Table 5. Related Links

### **11.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



5-Nov-2014

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A6301QPWPRQ1	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	7A6301	Samples
TPS7A6333QDRKRQ1	ACTIVE	VSON	DRK	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	PRGQ	Samples
TPS7A6333QPWPRQ1	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	7A6333	Samples
TPS7A6350QPWPRQ1	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	7A6350	Samples
TPS7A6401QPWPRQ1	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	7A6401	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Sample's may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free/Green conversion plan has not been defined. Pb-Free/Green conversion plan has not been defined. Pb-Free/GreeN: TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free/GreeN: The component has a RoHS exemption for either 1) lead-based filip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Addendum-Page 1



5-Nov-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2






### PACKAGE MATERIALS INFORMATION


13-Feb-2016

### www.ti.com


### TAPE AND REEL INFORMATION



\*All dimensions are nominal



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A6301QPWPRQ1	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7A6333QDRKRQ1	VSON	DRK	10	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
TPS7A6333QPWPRQ1	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7A6350QPWPRQ1	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7A6401QPWPRQ1	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1




**Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of TPS7A6301QPWPRQ1 - IC REG LDO ADJ 0.2A 14HTSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



### PACKAGE MATERIALS INFORMATION

13-Feb-2016




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A6301QPWPRQ1	HTSSOP	PWP	14	2000	367.0	367.0	38.0
TPS7A6333QDRKRQ1	VSON	DRK	10	3000	367.0	367.0	35.0
TPS7A6333QPWPRQ1	HTSSOP	PWP	14	2000	367.0	367.0	38.0
TPS7A6350QPWPRQ1	HTSSOP	PWP	14	2000	367.0	367.0	38.0
TPS7A6401QPWPRQ1	HTSSOP	PWP	14	2000	367.0	367.0	38.0



### **MECHANICAL DATA**



B. This drawing is subject to change without notice.

C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.






### THERMAL PAD MECHANICAL DATA

#### DRK (S-PVSON-N10) PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION




NOTE: A. All linear dimensions are in millimeters





### LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication  $\tilde{I}PC-73\tilde{51}$  is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.






### **MECHANICAL DATA**

PWP (R-PDSO-G14)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Β. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.

This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.


Ε. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.





### THERMAL PAD MECHANICAL DATA




NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments





LAND PATTERN DATA




- NOTES: A.
  - A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
  - D. This ardwing is subject to change without notice.
    C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
    D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets
  - inermally Enhanced Package, lexas instruments Literature No. SLMAUU2, SLMAUU2, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





### THERMAL PAD MECHANICAL DATA



A. All linear dimensions are in millimeters


🖄 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments





LAND PATTERN DATA



- NOTES: A.
  - A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
  - D. This ardwing is subject to change without notice.
    C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
    D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets
  - inermally Enhanced Package, lexas instruments Literature No. SLMAUU2, SLMAUU2, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated