

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN74FB1653PCA

For any questions, you can email us directly: sales@integrated-circuit.com




Datasheet of SN74FB1653PCA - IC 17BIT UNIV STRG XCVR 100HLQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74FB1653 17-BIT LVTTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE

SCBS702H - AUGUST 1997 - REVISED MARCH 2004

- Compatible With IEEE Std 1194.1-1991 (BTL)
- LVTTL A Port, Backplane Transceiver Logic (BTL) B Port
- Open-Collector B-Port Outputs Sink
   100 mA
- B-Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- High-Impedance State During Power Up and Power Down
- Selectable Clock Delay
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- BIAS V<sub>CC</sub> Minimizes Signal Distortion During Live Insertion/Withdrawal





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





Datasheet of SN74FB1653PCA - IC 17BIT UNIV STRG XCVR 100HLQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### SN74FB1653

# 17-BIT LVTTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE

SCBS702H - AUGUST 1997 - REVISED MARCH 2004

#### description/ordering information

The SN74FB1653 contains an 8-bit and a 9-bit transceiver with a buffered clock. The clock and transceivers are designed to translate signals between LVTTL and BTL environments. The device is designed specifically to be compatible with IEEE Std 1194.1-1991 (BTL).

The A port operates at LVTTL signal levels. The A outputs reflect the inverse of the data at the  $\overline{B}$  port when the A-port output enable (OEA) is high. When OEA is low or when  $V_{CC}(5 \text{ V})$  typically is less than 2.5 V, the A outputs are in the high-impedance state.

The  $\overline{B}$  port operates at BTL signal levels. The open-collector  $\overline{B}$  ports are specified to sink 100 mA. Two output enables (OEB and  $\overline{OEB}$ ) are provided for the  $\overline{B}$  outputs. When OEB is low,  $\overline{OEB}$  is high, or  $V_{CC}(5\ V)$  typically is less than 2.5 V, the  $\overline{B}$  port is turned off.

The clock-select (2SEL1 and 2SEL2) inputs are used to configure the TTL-to-BTL clock paths and delays (refer to the MUX-MODE DELAY table).

BIAS V<sub>CC</sub> establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V<sub>CC</sub>(5 V) is not connected.

BG V<sub>CC</sub> and BG GND are the supply inputs for the bias generator.

 $V_{REF}$  is an internally generated voltage source. It is recommended that  $V_{REF}$  be decoupled with an external 0.1- $\mu$ F capacitor.

Enhanced heat-dissipation techniques should be used when operating this device from AI to A0 at frequencies greater than 50 MHz, or from AI to  $\overline{B}$  or  $\overline{B}$  to A0 at frequencies greater than 100 MHz.

#### ORDERING INFORMATION

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
0°C to 70°C	TQFP - PCA Tube		SN74FB1653PCA	FB1653	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **Function Tables**

#### TRANSCEIVER

INPUTS				FUNCTION			
OEA	OEA	OEB	OEB	FUNCTION			
Х	Χ	Н	L	A data to B bus			
L	Н	Χ	X	B data to A bus			
L	Н	Н	L	A data to B bus, B data to A bus			
Х	Χ	L	Х	B.L. attackets			
Χ	Χ	Χ	Н	B-bus isolation			
Н	Χ	Χ	Х	A-bus isolation			
Х	L	Χ	Χ	A-bus isolation			

#### STORAGE MODE

INP	UTS	FUNCTION		
LE	CLK	FUNCTION		
Н	Χ	Transparent		
L	$\uparrow$	Store data		
L	L	Storage		






Datasheet of SN74FB1653PCA - IC 17BIT UNIV STRG XCVR 100HLQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### SN74FB1653

# 17-BIT LVTTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE

SCBS702H - AUGUST 1997 - REVISED MARCH 2004

### functional block diagram



To Eight Other Channels






Datasheet of SN74FB1653PCA - IC 17BIT UNIV STRG XCVR 100HLQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74FB1653

# 17-BIT LVTTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE

SCBS702H - AUGUST 1997 - REVISED MARCH 2004

### functional block diagram (continued)



#### **MUX-MODE DELAY**

INPUTS		DELAY PATH <sup>†</sup>			
2SEL1	2SEL2	2CLKAB TO 2CLKAB	2CLKAB TO 2CLK		
L	L	No delay	No delay		
L	Н	No delay	Delay1		
Н	L	Delay2	Delay1		
Н	Н	Delay3	Delay1		

<sup>†</sup> Refer to delay1 through delay3 in the functional block diagram.





Datasheet of SN74FB1653PCA - IC 17BIT UNIV STRG XCVR 100HLQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74FB1653

# 17-BIT LVTTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE

SCBS702H - AUGUST 1997 - REVISED MARCH 2004

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range: V <sub>CC</sub> (5 V), BIAS V <sub>CC</sub> , BG V <sub>CC</sub>	$-0.5 \text{ V to 7 V}$
V <sub>CC</sub> (3.3 V)	. $-0.5$ V to $4.6$ V
Input voltage range, V <sub>I</sub> : Except B port	$-1.2 \text{ V to 7 V}$
B port	. $-1.2 \text{ V}$ to $3.5 \text{ V}$
Input clamp current, I <sub>IK</sub> : Except B port	–40 mA
B port	–18 mA
Voltage range applied to any $\overline{B}$ output in the disabled or power-off state	. $-0.5$ V to $3.5$ V
Voltage range applied to any output in the high state	. $-0.5 \text{ V to V}_{CC}$
Current applied to any single output in the low state: A port	48 mA
B port	200 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1)	22°C/W
Storage temperature range, T <sub>stq</sub>	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub> , BG V <sub>CC</sub> , BIAS V <sub>CC</sub>	BG V <sub>CC</sub> , Supply voltage		4.5	5	5.5	V
V <sub>CC</sub> (3.3 V)	Supply voltage		3	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	B port	1.62		2.3	V
		Except B port	2			
.,		B port	0.75		1.47	.,
V <sub>IL</sub>	Low-level input voltage Excep				0.8	V
ΙΙΚ	Input clamp current				-18	mA
IOH	High-level output current	AO port			-3	mA
1.		AO port			24	A
lor	Low-level output current	B port			100	mA
TA	Operating free-air temperature	_	0		70	°C

NOTE 2: To ensure proper device operation, all unused inputs must be terminated as follows: A and control inputs to V<sub>CC</sub>(5 V) or GND, and B inputs to GND only. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.





Datasheet of SN74FB1653PCA - IC 17BIT UNIV STRG XCVR 100HLQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN74FB1653

# 17-BIT LVTTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE

SCBS702H - AUGUST 1997 - REVISED MARCH 2004

#### electrical characteristics over recommended operating free-air temperature range

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
.,	B port	$V_{CC}(5 \text{ V}) = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2	.,
VIK	Except B port	V <sub>CC</sub> (3.3 V) = 3.3 V	I <sub>I</sub> = -40 mA			-0.5	V
Vон	AO port	V <sub>CC</sub> (5 V) = 4.5 V, V <sub>CC</sub> (3.3 V) = 3 V	I <sub>OH</sub> = -3 mA	2.5			V
.,	AO port	$V_{CC}(5 \text{ V}) = 4.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3 \text{ V}$	I <sub>OL</sub> = 24 mA		0.35	0.5	,,
VOL	B port	$V_{CC}(5 \text{ V}) = 4.5 \text{ V},$	$I_{OL} = 80 \text{ mA}$	0.75		1.1	V
	в роп	$V_{CC}(3.3 \text{ V}) = 3 \text{ V}$	$I_{OL} = 100 \text{ mA}$			1.15	
lį	Except B port	$V_{CC}(5 \text{ V}) = 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.6 \text{ V}$	V <sub>I</sub> = 5.5 V			50	μА
I <sub>IH</sub> ‡	Except B port	$V_{CC}(5 \text{ V}) = 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.6 \text{ V}$	V <sub>I</sub> = 2.7 V			50	μΑ
	Except B port	V <sub>CC</sub> (5 V) = 5.5 V, V <sub>CC</sub> (3.3 V) = 3.6 V	V <sub>I</sub> = 0.5 V			-50	
I <sub>IL</sub> ‡	B port	V <sub>CC</sub> (5 V) = 5.5 V, V <sub>CC</sub> (3.3 V) = 3.6 V	V <sub>I</sub> = 0.75 V			-100	μА
ЮН	B port	$V_{CC}(5 \text{ V}) = 0 \text{ to } 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.6 \text{ V}$	V <sub>O</sub> = 2.1 V			100	μΑ
lozh	AO port	V <sub>CC</sub> (5 V) = 5.5 V, V <sub>CC</sub> (3.3 V) = 3.6 V	V <sub>O</sub> = 2.7 V			50	μΑ
I <sub>OZL</sub>	AO port	V <sub>CC</sub> (5 V) = 5.5 V, V <sub>CC</sub> (3.3 V) = 3.6 V	V <sub>O</sub> = 0.5 V			-50	μΑ
lozpu	AO port	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V}$			-50	μΑ
lozpd	AO port	$V_{CC} = 2.1 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V}$			-50	μΑ
	Al port to B port	1, (510 551)				145	
I <sub>CC</sub> (5 V)	B port to AO port	VCC(3.3 V) = 3 V  VCC(5 V) = 4.5 V, VCC(3.3 V) = 3 V  IOL = 24 mA  0.35  VCC(5 V) = 4.5 V, VCC(3.3 V) = 3 V  IOL = 80 mA  0.75  VCC(5 V) = 5.5 V, VCC(3.3 V) = 3.6 V  VCC(5 V) = 5.5 V, VCC(3.3 V) = 3.6 V  VCC(5 V) = 5.5 V, VCC(3.3 V) = 3.6 V  VCC(5 V) = 5.5 V, VCC(3.3 V) = 3.6 V  VCC(5 V) = 5.5 V, VCC(3.3 V) = 3.6 V  VCC(5 V) = 5.5 V, VCC(3.3 V) = 3.6 V  VCC(5 V) = 5.5 V, VCC(3.3 V) = 3.6 V  VCC(5 V) = 5.5 V, VCC(3.3 V) = 3.6 V  VCC(5 V) = 5.5 V, VCC(3.3 V) = 3.6 V  VCC(5 V) = 5.5 V, VCC(3.3 V) = 3.6 V  VCC(5 V) = 5.5 V, VCC(3.3 V) = 3.6 V  VCC(5 V) = 5.5 V, VCC(3.3 V) = 3.6 V  VCC(5 V) = 5.5 V, VCC(3.3 V) = 3.6 V  VCC(5 V) = 5.5 V, VCC(3.3 V) = 3.6 V  VCC(5 V) = 5.5 V, VCC(3.3 V) = 3.3 V		130	mA		
	Outputs disabled	V((((0.0 V) = 0.0 V				120	
ICC(3.3 V)	B port to AO port		I <sub>O</sub> = 0			1	mA
Ci	Control and Al inputs	V <sub>I</sub> = 0.5 V or 2.5 V			6.5		pF
Co	AO port	V <sub>O</sub> = 0.5 V or 2.5 V			3.5		pF
C <sub>io</sub>	B port per IEEE Std 1194.1-1991	V <sub>CC</sub> (5 V) = 0 to 5.5 V,	V <sub>CC</sub> (3.3 V) = 3.3 V			6.5	pF



<sup>†</sup> All typical values are at  $V_{CC}(5 \text{ V}) = 5 \text{ V}$  and  $V_{CC}(3.3 \text{ V}) = 3.3 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ . ‡ For I/O ports, the parameters  $I_{IH}$  and  $I_{IL}$  include the off-state output current.



Datasheet of SN74FB1653PCA - IC 17BIT UNIV STRG XCVR 100HLQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN74FB1653 17-BIT LVTTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE

SCBS702H - AUGUST 1997 - REVISED MARCH 2004

## live-insertion specifications over recommended operating free-air temperature range

PAR	RAMETER		TEST CONDITIONS	MIN	MAX	UNIT
. ,		$V_{CC}(5 \text{ V}) = 0 \text{ to } 4.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.3 \text{ V}$			450	
ICC (R	IAS V <sub>CC</sub> )	$V_{CC}(5 \text{ V}) = 4.5 \text{ V to } 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.3 \text{ V}$			10	μΑ
VO	B port	$V_{CC}(5 \text{ V}) = 0,$ $V_{CC}(3.3 \text{ V}) = 0 \text{ V}$	V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 5 V		2.1	V
		$V_{CC}(5 \text{ V}) = 0,$ $V_{CC}(3.3 \text{ V}) = 0 \text{ V}$	$V_{B} = 1 \text{ V},$ $V_{I} \text{ (BIAS V}_{CC}) = 4.5 \text{ V to } 5.5 \text{ V}$	-1		
IO	B port	$V_{CC}(5 \text{ V}) = 0 \text{ to } 2.2 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.3 \text{ V}$	OEB = 0 to 5 V		100	μΑ
		$V_{CC}(5 \text{ V}) = 0 \text{ to } 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.3 \text{ V}$	OEB = 0 to 0.8 V		1	mA

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				MAX	UNIT
f <sub>clock</sub>	Clock frequency			90	MHz
t <sub>w</sub> 1	Pulse duration	LE high	3		
		CLK high or low	3		ns
	Al or B before LE↓	Al or B before LE↓	3.5		
t <sub>su</sub>	Setup time	Al or B before CLK↑	3.5		ns
4.	Lield time	Al or B after LE↓	1		
th	Hold time	Al or B after CLK↑	0.7		ns





Datasheet of SN74FB1653PCA - IC 17BIT UNIV STRG XCVR 100HLQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN74FB1653

# 17-BIT LVTTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE

SCBS702H - AUGUST 1997 - REVISED MARCH 2004

# switching characteristics over recommended operating free-air temperature range, $V_{CC}(5~V)$ = 5 V $\pm$ 0.5 V and $V_{CC}(3.3~V)$ = 3.3 V (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
f <sub>max</sub>			90		MHz
<sup>t</sup> PLH		B	1.8	6.2	
<sup>t</sup> PHL	Al	В	2.9	6.6	ns
<sup>t</sup> PLH	LEAD	B	2.7	6.9	
<sup>t</sup> PHL	LEAB	В	3.5	7.3	ns
<sup>t</sup> PLH	CLKAR	B	2.3	6.4	
<sup>t</sup> PHL	CLKAB	В	2.9	6.7	ns
<sup>t</sup> PLH	2CLKAB	2 <mark>CLKAB</mark>	2.3	6	20
<sup>t</sup> PHL	(no delay)	ZCLNAB	2.9	6.7	ns
<sup>t</sup> PLH	2CLKAB	2 <mark>CLKAB</mark>	4.5	9.5	
<sup>t</sup> PHL	(delay2)	ZCLNAB	4.5	9.5	ns
<sup>t</sup> PLH	2CLKAB	2 <mark>CLKAB</mark>	9.3	15.4	ne
<sup>t</sup> PHL	(delay3)	ZCLNAB	9.3	15.4	ns
<sup>t</sup> PLH		AO	2	6.5	no
t <sub>PHL</sub>	В	AO	2	6.5	ns
t <sub>PLH</sub>	LEBA	AO	1.8	6.3	ns
t <sub>PHL</sub>	LEBA	AO	1.8	6.3	115
t <sub>PLH</sub>	CLKBA	AO	1.8	6.3	ne
t <sub>PHL</sub>	CERBA	AO	1.8	6.3	ns
t <sub>PLH</sub>	2CLKAB	2CLK	5.7	12.3	ns
t <sub>PHL</sub>	(delay1)	ZGLR	5.7	12.3	115
<sup>t</sup> PLH	2 <mark>CLKAB</mark>	2CLK	2	6.5	ns
t <sub>PHL</sub>	(no delay)	ZOLK	2	6.5	113
<sup>t</sup> PLH	OEB or OEB	B	2.6	7	ns
t <sub>PHL</sub>	OLD OF OLD	5	5.7 5.7 2 2 2.6 2.6	7	113
<sup>t</sup> PZH	OEA or OEA	AO	1.4	6.6 6.9 7.3 6.4 6.7 9.5 9.5 15.4 15.4 6.5 6.3 6.3 6.3 12.3 12.3 6.5 5.5 5.5 5.5 1.6 1.8 1.5 1.4 1.5 1.4 1.5 1.4 1.5 1.4 1.5 1.4 1.5 1.6	ns
<sup>t</sup> PZL	SEX OF SEX	AO	1.4	5.5	113
<sup>t</sup> PHZ	OEA or OEA	AO	1.4	6.5	ns
t <sub>PLZ</sub>		AO	1.4	5.8	113
t <sub>sk(p)</sub> †	Pulse skew, AI to B or B to AO				ns
-3κ(ρ)	Pulse skew, 2CLKAB to 2CLK				
t <sub>sk(p)</sub>	Pulse skew, CLKAB to B or CLKBA to	O AO			ns
	Pulse skew, CLKAB to 2CLKAB				
<sup>t</sup> sk(HL) <sup>, t</sup> sk(LH) <sup>†</sup>	Output skew, AI to B or B to AO				ns
t <sub>sk(o)</sub> ‡	Output skew, nondelayed mode for 20				ns
	Output skew, nondelayed mode for 20		-		
t <sub>sk(o)</sub> ‡	Output skew, nondelayed mode for 20				ns
t <sub>t</sub>	Transition time, B outputs (1.3 V to 1.	· · · · · · · · · · · · · · · · · · ·	0.5		ns
	Transition time, AO outputs (10% to 9	0%)	0.4	4.2	
t <sub>PR</sub>	B-port input pulse rejection		1		ns

<sup>†</sup> Skew values are applicable for through mode only, with single-output switching.

<sup>\$</sup> Skew values are applicable for CLK mode only, with all outputs simultaneously switching high-to-low or low-to-high.




Datasheet of SN74FB1653PCA - IC 17BIT UNIV STRG XCVR 100HLQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74FB1653

# 17-BIT LVTTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE

SCBS702H - AUGUST 1997 - REVISED MARCH 2004

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns; BTL inputs: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  1 ns,  $t_f \leq$  1 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





Datasheet of SN74FB1653PCA - IC 17BIT UNIV STRG XCVR 100HLQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

26-Mar-2016

#### **PACKAGING INFORMATION**

Lead/Ball Finish Orderable Device Status Package Type Package Pins Package Eco Plan MSL Peak Temp Op Temp (°C) Device Marking Samples Drawing Qty (1) (2) (6) (3) (4/5)SN74FB1653PCA ACTIVE HLQFP CU NIPDAU Level-3-260C-168 HR FB1653 100 Green (RoHS 0 to 70 PCA 90 Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device

(6) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 1



Datasheet of SN74FB1653PCA - IC 17BIT UNIV STRG XCVR 100HLQFP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com
PACKAGE OPTION ADDENDUM

26-Mar-2016

Addendum-Page 2



Datasheet of SN74FB1653PCA - IC 17BIT UNIV STRG XCVR 100HLQFP


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### **MECHANICAL DATA**

MHTQ003A - JANUARY 1995 - REVISED DECEMBER 1996

#### PCA (S-PQFP-G100)

#### PLASTIC QUAD FLATPACK (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Thermally enhanced molded plastic package with a heat slug (HSL)
- D. Falls within JEDEC MS-026








# THERMAL PAD MECHANICAL DATA PCA (S-PQFP-G100)

#### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



# **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of SN74FB1653PCA - IC 17BIT UNIV STRG XCVR 100HLQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial

 Clocks and Timers
 www.ti.com/clocks
 Industrial
 www.ti.com/industrial

 Interface
 interface.ti.com
 Medical
 www.ti.com/medical

 Logic
 logic.ti.com
 Security
 www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

**Products** 

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated