

## **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Texas Instruments](#)  
[SN74LV373ADW](#)

For any questions, you can email us directly:

[sales@integrated-circuit.com](mailto:sales@integrated-circuit.com)

## SN74LV373A Octal Transparent D-Type Latches With 3-State Outputs

### 1 Features

- 2-V to 5.5-V  $V_{CC}$  Operation
- Maximum  $t_{pd}$  of 8.5 ns at 5 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot) > 2.3 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Support Mixed-Mode Voltage Operation on All Ports
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 3000-V Human-Body Model
  - 200-V Machine Model
  - 2000-V Charged-Device Model

### 2 Applications

- Printers
- Network Switches
- Tests and Measurements
- Wireless Infrastructure
- Motor Controls
- Server Motherboards

### 3 Description


The SN74LV373A device is an octal transparent D-type latch designed for 2-V to 5.5-V  $V_{CC}$  operation.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LV373A	VQFN (20)	4.50 x 3.50 mm
	SSOP (20)	7.50 x 5.30 mm
	TSSOP (20)	6.50 x 4.40 mm
	TVSOP (20)	5.00 x 4.40 mm
	SOIC (20)	12.80 x 7.50 mm
	SO (20)	12.60 mm x 5.30 mm
	BGA (20)	4.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic



## SN74LV373A

SCLS407L – APRIL 1998 – REVISED AUGUST 2016

www.ti.com

### Table of Contents

<b>1 Features</b> .....	<b>1</b>	<b>7 Parameter Measurement Information</b> .....	<b>10</b>
<b>2 Applications</b> .....	<b>1</b>	<b>8 Detailed Description</b> .....	<b>11</b>
<b>3 Description</b> .....	<b>1</b>	8.1 Overview .....	11
<b>4 Revision History</b> .....	<b>2</b>	8.2 Functional Block Diagram .....	11
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.3 Feature Description .....	11
<b>6 Specifications</b> .....	<b>5</b>	8.4 Device Functional Modes .....	11
6.1 Absolute Maximum Ratings .....	5	<b>9 Application and Implementation</b> .....	<b>12</b>
6.2 ESD Ratings .....	5	9.1 Application Information .....	12
6.3 Recommended Operating Conditions .....	6	9.2 Typical Application .....	12
6.4 Thermal Information .....	6	<b>10 Power Supply Recommendations</b> .....	<b>13</b>
6.5 Electrical Characteristics .....	7	<b>11 Layout</b> .....	<b>14</b>
6.6 Timing Requirements, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ .....	7	11.1 Layout Guidelines .....	14
6.7 Timing Requirements, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ .....	7	11.2 Layout Example .....	14
6.8 Timing Requirements, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ .....	7	<b>12 Device and Documentation Support</b> .....	<b>15</b>
6.9 Switching Characteristics, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ .....	8	12.1 Receiving Notification of Documentation Updates .....	15
6.10 Switching Characteristics, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ .....	8	12.2 Community Resources .....	15
6.11 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ .....	8	12.3 Trademarks .....	15
6.12 Noise Characteristics .....	9	12.4 Electrostatic Discharge Caution .....	15
6.13 Operating Characteristics .....	9	12.5 Glossary .....	15
6.14 Typical Characteristics .....	9	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>15</b>



## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision K (December 2014) to Revision L	Page
• Updated <i>Device Information</i> table to include all available packages .....	1
• Added <i>Pin Functions</i> — <i>BGA</i> table .....	4
• Changed $I_{OL} = 4\text{ mA}$ to $I_{OL} = 2\text{ mA}$ and $3\text{ V}$ to $2.3\text{ V}$ for $V_{OL}$ in <i>Electrical Characteristics</i> .....	7
• Deleted <i>Related Links</i> section .....	15
• Added <i>Receiving Notification of Documentation Updates</i> section and <i>Community Resources</i> section .....	15

Changes from Revision J (April 2005) to Revision K	Page
• Added <i>Applications</i> , <i>Device Information</i> table, <i>Pin Functions</i> table, <i>ESD Ratings</i> table, <i>Thermal Information</i> table, <i>Typical Characteristics</i> , <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section. ....	1
• Deleted <i>Ordering Information</i> table. ....	1
• Changed MAX operating temperature to $125^{\circ}\text{C}$ in <i>Recommended Operating Conditions</i> table. ....	6

## 5 Pin Configuration and Functions



**Pin Functions — SSOP, TVSOP, SOIC, SO, TSSOP, or VQFN**


NO.	PIN		TYPE	DESCRIPTION
	SSOP, TVSOP, SOIC, SO, or TSSOP	VQFN		
1	$\overline{OE}$	$\overline{OE}$	I	Output Enable
2	1Q	1Q	O	1Q Output
3	1D	1D	I	1D Input
4	2D	2D	I	2D Input
5	2Q	2Q	O	2Q Output
6	3Q	3Q	O	3Q Output
7	3D	3D	I	3D Input
8	4D	4D	I	4D Input
9	4Q	4Q	O	4Q Output
10	GND	GND	—	Ground Pin
11	LE	LE	I	Latch Enable
12	5Q	5Q	O	5Q Output
13	5D	5D	I	5D Input
14	6D	6D	I	6D Input
15	6Q	6Q	O	6Q Output
16	7Q	7Q	O	7Q Output
17	7D	7D	I	7D Input
18	8D	8D	I	8D Input
19	8Q	8Q	O	8Q Output
20	V <sub>CC</sub>	V <sub>CC</sub>	—	Power Pin
—	—	Thermal Pad	—	Thermal Pad, normally tied to GND

**SN74LV373A**

SCLS407L – APRIL 1998 – REVISED AUGUST 2016

www.ti.com

**ZQN Package  
20-Pin BGA  
Bottom View**



**Pin Functions — BGA**

PIN		TYPE	DESCRIPTION
NO.	NAME		
A1	1Q	O	1Q Output
A2	$\overline{OE}$	I	Output Enable
A3	V <sub>CC</sub>	—	Power Pin
A4	8Q	O	8Q Output
B1	2D	I	2D Input
B2	7D	I	7D Input
B3	1D	I	1D Input
B4	8D	I	8D Input
C1	3Q	O	3Q Output
C2	2Q	O	2Q Output
C3	6Q	O	6Q Output
C4	7Q	O	7Q Output
D1	4D	I	4D Input
D2	5D	I	5D Input
D3	3D	I	3D Input
D4	6D	I	6D Input
E1	GND	—	Ground Pin
E2	4Q	O	4Q Output
E3	LE	I	Latch Enable
E4	5Q	O	5Q Output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.5	7	V
V <sub>I</sub>	Input voltage <sup>(2)</sup>	-0.5	7	V
V <sub>O</sub>	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>	-0.5	7	V
V <sub>O</sub>	Output voltage <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0	-50	mA
I <sub>O</sub>	Continuous output current	V <sub>O</sub> = 0 to V <sub>CC</sub>	±35	mA
	Continuous channel current through V <sub>CC</sub> or GND		±70	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 5.5-V maximum.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	3000
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	2000
		Machine Model (MM)	200

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## SN74LV373A

SCLS407L – APRIL 1998 – REVISED AUGUST 2016

www.ti.com

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	2	5.5	V	
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5	V	
		V <sub>CC</sub> = 2.3 V ± 2.7 V	V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 3 V ± 3.6 V	V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 4.5 V ± 5.5 V	V <sub>CC</sub> × 0.7		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5	V	
		V <sub>CC</sub> = 2.3 V ± 2.7 V	V <sub>CC</sub> × 0.3		
		V <sub>CC</sub> = 3 V ± 3.6 V	V <sub>CC</sub> × 0.3		
		V <sub>CC</sub> = 4.5 V ± 5.5 V	V <sub>CC</sub> × 0.3		
V <sub>I</sub>	Input voltage	0	5.5	V	
V <sub>O</sub>	Output voltage	High or low state	0	V <sub>CC</sub>	V
		3-state	0	5.5	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	–50	μA	
		V <sub>CC</sub> = 2.3 V ± 2.7 V	–2		
		V <sub>CC</sub> = 3 V ± 3.6 V	–8	mA	
		V <sub>CC</sub> = 4.5 V ± 5.5 V	–16		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50	μA	
		V <sub>CC</sub> = 2.3 V ± 2.7 V	2		
		V <sub>CC</sub> = 3 V ± 3.6 V	8	mA	
		V <sub>CC</sub> = 4.5 V ± 5.5 V	16		
Δt/Δv	Input transition rise or fall	V <sub>CC</sub> = 2.3 V ± 2.7 V	200	ns/V	
		V <sub>CC</sub> = 3 V ± 3.6 V	100		
		V <sub>CC</sub> = 4.5 V ± 5.5 V	20		
T <sub>A</sub>	Operating free-air temperature	–40	125	°C	

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs (SCBA004)*.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	SN74LV373A						UNIT	
	DB (SSOP)	DGV (TVSOP)	DW (SOIC)	NS (SO)	PW (TSSOP)	RGY (VQFN)		
	20 PINS							
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	94.5	116.2	79.2	76.7	102.4	34.8	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	56.4	31.2	43.7	43.2	36.5	42.9	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	49.7	57.7	47.0	44.2	53.6	12.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	18.5	0.9	18.6	16.8	2.4	0.8	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	49.3	57.0	46.5	43.8	52.9	12.5	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	—	—	—	—	—	7.6	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

## 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			–40°C to +85°C		–40°C to +125°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = –50 μA	2 V to 5.5 V	V <sub>CC</sub> – 0.1			V <sub>CC</sub> – 0.1		V <sub>CC</sub> – 0.1		V
	I <sub>OH</sub> = –2 mA	2.3 V	2			2		2		
	I <sub>OH</sub> = –8 mA	3 V	2.48			2.48		2.48		
	I <sub>OH</sub> = –16 mA	4.5 V	3.8			3.8		3.8		
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	2 V to 5.5 V	0.1			0.1		0.1		V
	I <sub>OL</sub> = 2 mA	2.3 V	0.4			0.4		0.4		
	I <sub>OL</sub> = 8 mA	4.5 V	0.44			0.44		0.44		
	I <sub>OL</sub> = 16 mA		0.55			0.55		0.55		
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V	±1			±1		±1		μA
I <sub>OZ</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V	±5			±5		±5		μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V	20			20		20		μA
I <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 0 to V <sub>CC</sub>	0	5			5		5		μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	2.9							pF

## 6.6 Timing Requirements, V<sub>CC</sub> = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	T <sub>A</sub> = 25°C	–40°C to +85°C	–40°C to +125°C	UNIT	
					MIN
t <sub>w</sub> Pulse duration, LE high	6	6.5	6.5	ns	
t <sub>su</sub> Setup time, data before LE↓	High or low	4.5	5	5.5	ns
t <sub>h</sub> Hold time, data after LE↓	High or low	1.5	1.5	2	ns

## 6.7 Timing Requirements, V<sub>CC</sub> = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	T <sub>A</sub> = 25°C	–40°C to +85°C	–40°C to +125°C	UNIT	
					MIN
t <sub>w</sub> Pulse duration, LE high	5	5	5	ns	
t <sub>su</sub> Setup time, data before LE↓	High or low	4	4	4.5	ns
t <sub>h</sub> Hold time, data after LE↓	High or low	1	1	1.5	ns

## 6.8 Timing Requirements, V<sub>CC</sub> = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	T <sub>A</sub> = 25°C	–40°C to +85°C	–40°C to +125°C	UNIT	
					MIN
t <sub>w</sub> Pulse duration, LE high	5	5	5	ns	
t <sub>su</sub> Setup time, data before LE↓	High or low	4	4	4.5	ns
t <sub>h</sub> Hold time, data after LE↓	High or low	1	1	1.5	ns



## SN74LV373A

SCLS407L – APRIL 1998 – REVISED AUGUST 2016

www.ti.com

### 6.9 Switching Characteristics, $V_{CC} = 2.5 V \pm 0.2 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			$-40^\circ\text{C to } +85^\circ\text{C}$		$-40^\circ\text{C to } +125^\circ\text{C}$		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{pd}$	D	Q	$C_L = 15 \text{ pF}$	8.3 <sup>(1)</sup>	15.2 <sup>(1)</sup>		1	17	1	18.5	ns
	LE	Q		9.1 <sup>(1)</sup>	15.7 <sup>(1)</sup>		1	19	1	20.5	
$t_{en}$	$\overline{OE}$	Q		8.9 <sup>(1)</sup>	15.8 <sup>(1)</sup>		1	19	1	20	
$t_{dis}$	$\overline{OE}$	Q		6.2 <sup>(1)</sup>	12.6 <sup>(1)</sup>		1	15	1	16.5	
$t_{pd}$	D	Q	$C_L = 50 \text{ pF}$	10.4	18		1	21	1	22.5	ns
	LE	Q		11.1	18.6		1	22	1	23.5	
$t_{en}$	$\overline{OE}$	Q		10.9	18.8		1	22	1	23.5	
$t_{dis}$	$\overline{OE}$	Q		8.3	17.4		1	19	1	20.5	
$t_{sk(o)}$					2			2		2	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

### 6.10 Switching Characteristics, $V_{CC} = 3.3 V \pm 0.3 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			$-40^\circ\text{C to } +85^\circ\text{C}$		$-40^\circ\text{C to } +125^\circ\text{C}$		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{pd}$	D	Q	$C_L = 15 \text{ pF}$	5.8 <sup>(1)</sup>	11.4 <sup>(1)</sup>		1	13.5	1	14.5	ns
	LE	Q		6.4 <sup>(1)</sup>	11 <sup>(1)</sup>		1	13	1	14	
$t_{en}$	$\overline{OE}$	Q		6.3 <sup>(1)</sup>	11.4 <sup>(1)</sup>		1	13.5	1	14.5	
$t_{dis}$	$\overline{OE}$	Q		4.7 <sup>(1)</sup>	10 <sup>(1)</sup>		1	12	1	12.5	
$t_{pd}$	D	Q	$C_L = 50 \text{ pF}$	7.3	14.9		1	17	1	18	ns
	LE	Q		7.8	14.5		1	16.5	1	17.5	
$t_{en}$	$\overline{OE}$	Q		7.7	14.9		1	17	1	18	
$t_{dis}$	$\overline{OE}$	Q		6	13.2		1	15	1	15.5	
$t_{sk(o)}$					1.5			1.5		1.5	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

### 6.11 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			$-40^\circ\text{C to } +85^\circ\text{C}$		$-40^\circ\text{C to } +125^\circ\text{C}$		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{pd}$	D	Q	$C_L = 15 \text{ pF}$	4.1 <sup>(1)</sup>	7.2 <sup>(1)</sup>		1	8.5	1	9.5	ns
	LE	Q		4.5 <sup>(1)</sup>	7.2 <sup>(1)</sup>		1	8.5	1	9.5	
$t_{en}$	$\overline{OE}$	Q		4.5 <sup>(1)</sup>	8.1 <sup>(1)</sup>		1	9.5	1	10.5	
$t_{dis}$	$\overline{OE}$	Q		3.3 <sup>(1)</sup>	7.2 <sup>(1)</sup>		1	8.5	1	9	
$t_{pd}$	D	Q	$C_L = 50 \text{ pF}$	5.1	9.2		1	10.5	1	11.5	ns
	LE	Q		5.5	9.2		1	10.5	1	11.5	
$t_{en}$	$\overline{OE}$	Q		5.5	10.1		1	11.5	1	12.5	
$t_{dis}$	$\overline{OE}$	Q		4	9.2		1	10.5	1	11	
$t_{sk(o)}$					1			1		1	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

### 6.12 Noise Characteristics

$V_{CC} = 5\text{ V}$ ,  $C_L = 50\text{ pF}$ ,  $T_A = 25^\circ\text{C}^{(1)}$

PARAMETER	SN74LV373A			UNIT
	MIN	TYP	MAX	
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$		0.6	0.8	V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$		-0.6	-0.8	V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$		2.9		V
$V_{IH(D)}$ High-level dynamic input voltage	2.31			V
$V_{IL(D)}$ Low-level dynamic input voltage			0.99	V



(1) Characteristics are for surface-mount packages only.

### 6.13 Operating Characteristics

$T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC}$	TYP	UNIT	
$C_{pd}$ Power dissipation capacitance	Outputs enabled	$C_L = 50\text{ pF}$ , $f = 10\text{ MHz}$	3.3 V	17.4	pF
			5 V	19.5	

### 6.14 Typical Characteristics




**SN74LV373A**

SCLS407L – APRIL 1998 – REVISED AUGUST 2016

www.ti.com

**7 Parameter Measurement Information**



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 3\text{ ns}$ ,  $t_f \leq 3\text{ ns}$ .
  - D. The outputs are measured one at a time, with one input transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

**Figure 3. Load Circuit and Voltage Waveforms**

## 8 Detailed Description

### 8.1 Overview

The SN74LV373A device is an octal transparent D-type latch designed for 2-V to 5.5-V  $V_{CC}$  operation.

When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.


At power-up, the state of the Q outputs are not predictable until the first valid clock.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pull-up components.

$\overline{OE}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

- Wide operating voltage range
  - Operates from 2 V to 5.5 V
- Allows down-voltage translation
  - Inputs accept voltages to 5.5 V
- Slow edges reduce output ringing

### 8.4 Device Functional Modes

Table 1 shows the functional modes of SN74LV373A.

**Table 1. Function Table  
(Each Latch)**

INPUTS			OUTPUT
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

**SN74LV373A**

SCLS407L – APRIL 1998 – REVISED AUGUST 2016

www.ti.com

**9 Application and Implementation**


**NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

**9.1 Application Information**

The SN74LV540A device is a low-drive CMOS device that can be used for a multitude of bus interface type applications where putput ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are tolerant to 5.5 V at any valid  $V_{CC}$ . This feature makes it Ideal for translating down to the  $V_{CC}$  level. Figure 5 shows the reduction in ringing compared to higher drive parts such as AC.

**9.2 Typical Application**



**Figure 4. Typical Application Schematic**

**9.2.1 Design Requirements**


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

**9.2.2 Detailed Design Procedure**

1. Recommended Input Conditions
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the *Recommended Operating Conditions* table.
  - For specified High and low levels, see  $V_{IH}$  and  $V_{IL}$  in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
2. Recommend Output Conditions
  - Load currents should not exceed 35 mA per output and 70 mA total for the part.
  - Outputs should not be pulled above  $V_{CC}$ .

## Typical Application (continued)

### 9.2.3 Application Curves



## 10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the [Recommended Operating Conditions](#) table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu\text{F}$  is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu\text{F}$  or 0.022  $\mu\text{F}$  is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu\text{F}$  and 1  $\mu\text{F}$  are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

**SN74LV373A**

SCLS407L – APRIL 1998 – REVISED AUGUST 2016

[www.ti.com](http://www.ti.com)


**11 Layout**

**11.1 Layout Guidelines**

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in [Figure 6](#) are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

**11.2 Layout Example**



**Figure 6. Layout Diagram**

## 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.3 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV373ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	<a href="#">Samples</a>
SN74LV373ADGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	<a href="#">Samples</a>
SN74LV373ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	<a href="#">Samples</a>
SN74LV373ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	<a href="#">Samples</a>
SN74LV373ADWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	<a href="#">Samples</a>
SN74LV373AGQNR	OBSOLETE	BGA MICROSTAR JUNIOR	GQN	20		TBD	Call TI	Call TI	-40 to 85	LV373A	
SN74LV373ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV373A	<a href="#">Samples</a>
SN74LV373APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	<a href="#">Samples</a>
SN74LV373APWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	<a href="#">Samples</a>
SN74LV373APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	LV373A	<a href="#">Samples</a>
SN74LV373APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	<a href="#">Samples</a>
SN74LV373APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	<a href="#">Samples</a>
SN74LV373APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV373A	<a href="#">Samples</a>
SN74LV373ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV373A	<a href="#">Samples</a>
SN74LV373ARGYRG4	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV373A	<a href="#">Samples</a>
SN74LV373AZQNR	ACTIVE	BGA MICROSTAR JUNIOR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LV373A	<a href="#">Samples</a>



(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN74LV373A :**

- Automotive: [SN74LV373A-Q1](#)

NOTE: Qualified Version Definitions:



**Distributor of Texas Instruments: Excellent Integrated System Limited**

Datasheet of SN74LV373ADW - IC OCT D TRANSP LATCH 20-SOIC

Contact us: [sales@integrated-circuit.com](mailto:sales@integrated-circuit.com) Website: [www.integrated-circuit.com](http://www.integrated-circuit.com)

**PACKAGE OPTION ADDENDUM**

---




[www.ti.com](http://www.ti.com)


25-Jul-2016

- 
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**




**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV373ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LV373ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV373ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LV373ANSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	4.0	24.0	Q1
SN74LV373APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV373APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV373APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV373ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
SN74LV373AZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	330.0	12.4	3.3	4.3	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV373ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LV373ADGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
SN74LV373ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LV373ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LV373APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LV373APWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LV373APWT	TSSOP	PW	20	250	367.0	367.0	38.0
SN74LV373ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0
SN74LV373AZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	338.1	338.1	20.6

**MECHANICAL DATA**

**QQN (R-PBGA-N20)**

**PLASTIC BALL GRID ARRAY**




- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MO-285 variation BC-2.
  - D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.

**MECHANICAL DATA**

**ZQN (R-PBGA-N20)**

**PLASTIC BALL GRID ARRAY**




- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MO-285 variation BC-2.
  - D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).

MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000

**DGV (R-PDSO-G\*\*)**

**PLASTIC SMALL-OUTLINE**

24 PINS SHOWN



4073251/E 08/00

- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
 D. Falls within JEDEC: 24/48 Pins – MO-153  
 14/16/20/56 Pins – MO-194






**PACKAGE OUTLINE**

**DW0020A**

**SOIC - 2.65 mm max height**

SOIC



4220724/A 05/2016

**NOTES:**


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

## EXAMPLE BOARD LAYOUT

**DW0020A**

**SOIC - 2.65 mm max height**

SOIC



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

**EXAMPLE STENCIL DESIGN**

**DW0020A**

**SOIC - 2.65 mm max height**

SOIC



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL  
 SCALE:6X

4220724/A 05/2016


NOTES: (continued)



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

**MECHANICAL DATA**

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  -  C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  -  D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

**LAND PATTERN DATA**

**PW (R-PDSO-G20)**

**PLASTIC SMALL OUTLINE**




- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate design.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

MSS0002E - JANUARY 1995 - REVISED DECEMBER 2001

**DB (R-PDSO-G\*\*)**

**PLASTIC SMALL-OUTLINE**

28 PINS SHOWN




4040065 / E 12/01

- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-150

**MECHANICAL DATA**

RGY (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - QFN (Quad Flatpack No-Lead) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E** Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- Package complies to JEDEC MO-241 variation BA.

**THERMAL PAD MECHANICAL DATA**

RGY (R-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

**THERMAL INFORMATION**

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-4/P 03/14


NOTE: All linear dimensions are in millimeters



**LAND PATTERN DATA**

RGY (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

**MECHANICAL DATA**

**NS (R-PDSO-G\*\*)**

**PLASTIC SMALL-OUTLINE PACKAGE**

**14-PINS SHOWN**



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)