# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
TLV5639CDW

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>

Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com







TLV5639C TLV5639I

SLAS189C-MARCH 1999-REVISED JANUARY 2004

# 2.7-V TO 5.5-V LOW-POWER 12-BIT DIGITAL-TO-ANALOG CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN

#### **FEATURES**

- 12-Bit Voltage Output DAC
- Programmable Internal Reference
- Programmable Settling Time vs Power Consumption
  - 1 µs in Fast Mode
  - 3.5 µs in Slow Mode
- Compatible With TMS320
- Differential Nonlinearity . . . < 0.5 LSB Typ</li>
- Voltage Output Range ... 2x the Reference Voltage
- Monotonic Over Temperature

#### **APPLICATIONS**

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices

#### **DESCRIPTION**

The TLV5639 is a 12-bit voltage output digital-to-analog converter (DAC) with a microprocessor compatible parallel interface. It is programmed with a 16-bit data word containing 4 control and 12 data bits. Developed for a wide range of supply voltages, the TLV5639 can be operated from 2.7 V to 5.5 V.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation. Because of its ability to source up to 1 mA, the internal reference can also be used as a system reference. With its on-chip programmable precision voltage reference, the TLV5639 simplifies overall system design. The settling time and the reference voltage can be chosen by the control bits within the 16-bit data word.


Implemented with a CMOS process, the device is designed for single supply operation from 2.7~V to 5.5~V. It is available in 20-pin SOIC and TSSOP packages in standard commercial and industrial temperature ranges.

#### **AVAILABLE OPTIONS**

т	Р	ACKAGE			
'A	SOIC (DW) TSSOP (P)				
0°C to 70°C	TLV5639CDW	TLV5639CPW			
-40°C to 85°C	TLV5639IDW	TLV5639IPW			



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### TLV5639C TLV5639I


SLAS189C-MARCH 1999-REVISED JANUARY 2004





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **Terminal Functions**

TER	MINAL	1/O/D	DECODIDATION
NAME	NO.	I/O/P	DESCRIPTION
AGND	14	Р	Ground
<u>cs</u>	18	I	Chip select. Digital input active low, used to enable/disable inputs
D0-D11	1-10, 19, 20	I	Data input
LDAC	16	I	Load DAC. Digital input active low, used to load DAC output
OUT	13	0	DAC analog voltage output
REG	15	I	Register select. Digital input, used to access control register
REF	12	I/O	Analog reference voltage input/output
V <sub>DD</sub>	11	Р	Positive power supply
WE	17	Ī	Write enable. Digital input active low, used to latch data



Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TLV5639C TLV5639I

SLAS189C-MARCH 1999-REVISED JANUARY 2004

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

		UNIT		
Supply voltage (V <sub>DD</sub> to AGND)		7 V		
Reference input voltage range				
Digital input voltage range				
Operating free-air temperature range, T <sub>A</sub>	TLV5639C	0°C to 70°C		
	TLV5639I	-40°C to 85°C		
Storage temperature range, T <sub>stg</sub>	•	-65°C to 150°C		
Lead temperature 1,6 mm (1/16 inch) from	case for 10 seconds	260°C		

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT	
Cumply valtage V	V <sub>DD</sub> = 5 V	4.5	5	5.5	V	
Supply voltage, V <sub>DD</sub>	V <sub>DD</sub> = 3 V	2.7	3	3.3	V	
Power on threshold voltage, POR	•	0.55		2	V	
High level distalling to the second	V <sub>DD</sub> = 2.7 V	2			V	
High-level digital input voltage, V <sub>IH</sub>	V <sub>DD</sub> = 5.5 V	2.4	•		V	
_ow-level digital input voltage, V <sub>II</sub>	V <sub>DD</sub> = 2.7 V	-	•	0.6		
Low-level digital input voltage, v <sub>IL</sub>	V <sub>DD</sub> = 5.5 V			1	V	
Reference voltage, V <sub>ref</sub> to REF terminal	V <sub>DD</sub> = 5 V <sup>(1)</sup>	AGND	2.048	V <sub>DD</sub> -1.5	V	
Reference voltage, V <sub>ref</sub> to REF terminal	V <sub>DD</sub> = 3 V <sup>(1)</sup>	AGND	1.024	V <sub>DD</sub> -1.5	V	
Load resistance, R <sub>L</sub>	•	2	•		kΩ	
Load capacitance, C <sub>L</sub>				100	pF	
Operating free air temperature. T	TLV5639C	0		70	°C	
Operating free-air temperature, T <sub>A</sub>	TLV5639I	40		85	-0	

<sup>(1)</sup> Due to the x2 output buffer, a reference input voltage ≥ V<sub>DD/2</sub> causes clipping of the transfer function. The output buffer of the internal reference must be disabled, if an external reference is used.



Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### **TLV5639C TLV5639I**



SLAS189C-MARCH 1999-REVISED JANUARY 2004

#### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

POWER	RSUPPLY								
	PARAMETER	TEST CONDIT		MIN	TYP	MAX	UNIT		
				REF	Fast		2.3	2.8	mA
			V <sub>DD</sub> = 5 V	on	Slow		1.3	1.6	mA
				REF	Fast		1.9	2.4	mA
I <sub>DD</sub>	Power supply current	No load, All inputs = AGND or V <sub>DD</sub> , DAC latch = 0x800		off	Slow		0.9	1.2	mA
			V 0.V	REF	Fast		2.1	2.6	mA
				on	Slow		1.2	1.5	mA
			$V_{DD} = 3 V$	REF	Fast		1.8	2.3	mA
				off	Slow		0.9	1.1	mA
	Power down supply current						0.01	1	μA
PSRR	Power supply rejection ratio	Zero scale, External reference <sup>(1)</sup>					60		dB
FORK	Power supply rejection ratio	Full scale, External reference (2)				60	·	7 <sup>ub</sup>	

- Power supply rejection ratio at zero scale is measured by varying V<sub>DD</sub> and is given by:
- PSRR = 20 log [( $E_{ZS}(V_{DD}max) E_{ZS}(V_{DD}min)$ )/ $V_{DD}max$ ] Power supply rejection ratio at full scale is measured by varying  $V_{DD}$  and is given by:  $PSRR = 20 \log \left[ (E_G(V_{DD}max) - E_G(V_{DD}min))/V_{DD}max \right]$

STATIO	C DAC SPECIFICATIONS					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution			12		bits
INL	Integral nonlinearity, end point adjusted	$R_L = 10 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , See note <sup>(1)</sup>		±1.2	±3	LSB
DNL	Differential nonlinearity	$R_L = 10 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ , See note <sup>(2)</sup>		±0.3	±0.5	LSB
E <sub>ZS</sub>	Zero-scale error (offset error at zero scale)	See note (3)			±12	LSB
E <sub>ZS</sub> TC	Zero-scale-error temperature coefficient	See note (4)		20		ppm/°C
E <sub>G</sub>	Gain error	See note (5)			±0.3	% full scale V
E <sub>G</sub> TC	Gain error temperature coefficient	See note <sup>(6)</sup>		20		ppm/°C

- (1) The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors (see text).
- The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
- Zero-scale error is the deviation from zero voltage output when the digital input code is zero (see text).
- Zero-scale-error temperature coefficient is given by:  $E_{ZS}$  TC =  $[E_{ZS}$  ( $T_{max}$ )  $E_{ZS}$  ( $T_{min}$ )]/2 $V_{ref}$ × 10<sup>6</sup>/( $T_{max}$   $T_{min}$ ). Gain error is the deviation from the ideal output (2 $V_{ref}$  1 LSB) with an output load of 10 k excluding the effects of the zero-error. Gain temperature coefficient is given by:  $E_G$  TC =  $[E_G(T_{max})$   $E_G(T_{min})]/2V_{ref}$ × 10<sup>6</sup>/( $T_{max}$   $T_{min}$ ).

0	UTPUT SPECIFICATIONS					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Output voltage	$R_L = 10 \text{ k}\Omega$			V <sub>DD</sub> -0.4	V
	Output load regulation accuracy	$V_{O}$ = 4.096 V, 2.048 V, $R_{L}$ = 2 k $\Omega$			±0.29	% full scale V



Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TLV5639C TLV5639I

SLAS189C-MARCH 1999-REVISED JANUARY 2004

#### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

REFERENCE PIN CONFIGURED AS OUTPUT (REF)									
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
V <sub>ref(OUTL)</sub>	Low reference voltage		1.003	1.024	1.045	V			
V <sub>ref(OUTH)</sub>	High reference voltage	V <sub>DD</sub> > 4.75 V	2.027	2.048	2.069	V			
I <sub>ref(source)</sub>	Output source current				1	mA			
I <sub>ref(sink)</sub>	Output sink current		1			mA			
PSRR	Power supply rejection ratio			48		dB			

REFE	RENCE PIN CONFIGURED AS IN	PUT (REF)						
	PARAMETER	TEST CONDIT	ONS		MIN	TYP	MAX	UNIT
VI	Input voltage				0		V <sub>DD</sub> - 1.5	V
R <sub>I</sub>	Input resistance					10		МΩ
Cı	Input capacitance					5		pF
	Deference input handwidth	PEE - 0.2 V + 1.024 V do	F 0.2 V . 1.024 V do			900		kHz
	Reference input bandwidth	dwidth $REF = 0.2 V_{pp} + 1.024 V dc$ Slow		500		KHZ		
			10 kHz Fast Slow	Fast		87		dB
				Slow		77		uБ
	Harmonic distortion, reference input	REF = 1 $V_{pp}$ + 2.048 V dc, $V_{DD}$ = 5 V	50 kHz	Fast		74		dB
	iiipat	1 PD = 2 1	SU KHZ	Slow		61		uБ
			100 kHz	Fast		66		dB
	Reference feedthrough	REF = 1 $V_{pp}$ at 1 kHz + 1.024 V c	lc, See (1)			80		dB

(1) Reference feedthrough is measured at the DAC output with an input code = 0x000.

DIGITA	DIGITAL INPUTS							
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
I <sub>IH</sub>	High-level digital input current	$V_I = V_{DD}$			1	μΑ		
I <sub>IL</sub>	Low-level digital input current	$V_I = 0 V$	1			μΑ		
Ci	Input capacitance			8		pF		



Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### TLV5639C TLV5639I

TEXAS INSTRUMENTS www.ti.com

SLAS189C-MARCH 1999-REVISED JANUARY 2004

#### **OPERATING CHARACTERISTICS**

over recommended operating free-air temperature range,  $V_{ref} = 2.048 \text{ V}$ , and  $V_{ref} = 1.024 \text{ V}$ , (unless otherwise noted)

ANALOG	OUTPUT DYNAMIC PERFORM	ANCE						
PARAMETER		TEST CONDITION	TEST CONDITIONS		TYP	MAX	UNIT	
	Output settling time, full	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF},$	Fast		1	3		
t <sub>s(FS)</sub>	scale	see note (1)	Slow		3.5	7	μs	
	Output settling time, code	$R_L = 10 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$ ,	Fast		0.5	1.5		
t <sub>s(CC)</sub> to	to code	see note (2)	Slow		1	2	μs	
SR	Claurate	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF},$ see note <sup>(3)</sup>	Fast	6	10			
SK	Slew rate	see note (3)	Slow	1.2	1.7		V/µs	
	Glitch energy	DIN = 0 to 1, $f_{CLK} = 100 \text{ kHz}$ ,	CS = V <sub>DD</sub>		5		nV-S	
SNR	Signal-to-noise ratio			73	78			
SINAD	Signal-to-noise + distortion	f <sub>s</sub> = 480 kSPS,	L.I.I.	61	67			
THD	Total harmonic distortion	$f_B = 20 \text{ kHz},$ $f_{out} = 1$	κπz, ) kΩ,		69	62	dB	
SFDR	Spurious free dynamic range	$\hat{C}_L = 100 \text{ pF}$		63	74			

- (1) Settling time is the time for the output signal to remain within  $\pm 0.5$  LSB of the final measured value for a digital input code change of 0x020 to 0xFDF or 0xFDF to 0x020.
- (2) Settling time is the time for the output signal to remain within  $\pm$  0.5 LSB of the final measured value for a digital input code change of one count.
- (3) Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.

#### **DIGITAL INPUT TIMING REQUIREMENTS**

		MIN	NOM	MAX	UNIT
t <sub>su(CS-WE)</sub>	Setup time, $\overline{\text{CS}}$ low before negative $\overline{\text{WE}}$ edge	15			ns
t <sub>su(D)</sub>	Setup time, data ready before positive WE edge	10			ns
t <sub>su(R)</sub>	Setup time, REG ready before positive WE edge	20			ns
t <sub>h(DR)</sub>	Hold time, data and REG held valid after positive WE edge	5			ns
t <sub>su(WE-LD)</sub>	Setup time, positive WE edge before LDAC low	5			ns
t <sub>wH(WE)</sub>	Pulse duration, WE high	20			ns
t <sub>w(LD)</sub>	Pulse duration, LDAC low	23			ns

Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TLV5639C TLV5639I

SLAS189C-MARCH 1999-REVISED JANUARY 2004

### PARAMETER MEASUREMENT INFORMATION




Figure 1. Timing Diagram

Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TLV5639C TLV5639I

SLAS189C-MARCH 1999-REVISED JANUARY 2004






Figure 2.




Figure 3.






TEXAS INSTRUMENTS


www.ti.com


**TLV5639C TLV56391** 


SLAS189C-MARCH 1999-REVISED JANUARY 2004

#### **TYPICAL CHARACTERISTICS (continued)**










Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

**TLV5639C TLV5639I** 

SLAS189C-MARCH 1999-REVISED JANUARY 2004



#### **TYPICAL CHARACTERISTICS (continued)**



TOTAL HARMONIC DISTORTION AND NOISE vs FREQUENCY





Figure 8.

Figure 9.



t - Time - μs Figure 10.

Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TLV5639C TLV5639I

SLAS189C-MARCH 1999-REVISED JANUARY 2004

#### APPLICATION INFORMATION

#### **GENERAL FUNCTION**

The TLV5639 is a 12-bit, single supply DAC, based on a resistor string architecture. It consists of a parallel interface, a speed and power down control logic, a programmable internal reference, a resistor string, and a rail-to-rail output buffer. The output voltage (full scale determined by reference) is given by:

$$2 REF \frac{CODE}{0x1000} [V]$$

Where REF is the reference voltage and CODE is the digital input value in the range 0x000 to 0xFFF. A power-on reset initially puts the internal latches to a defined state (all bits zero).

#### **PARALLEL INTERFACE**

The device latches data on the positive edge of  $\overline{\text{WE}}$ . It must be enabled with  $\overline{\text{CS}}$  low. Whether the data is written to the DAC holding latch or the control register depends on REG. REG = 0 selects the DAC holding latch, REG = 1 selects the control register.  $\overline{\text{LDAC}}$  low updates the DAC with the value in the holding latch.  $\overline{\text{LDAC}}$  is an asynchronous input and can be held low, if a separate update is not necessary. However, to control the DAC using the load feature, there should be approximately a 5 ns delay after the positive  $\overline{\text{WE}}$  edge before driving  $\overline{\text{LDAC}}$  low.




Figure 11.

#### **DATA FORMAT**

The TLV5639 writes data either to the DAC holding latch or to the control register, depending on the level of the REG input.

Data destination:

REG =  $0 \rightarrow DAC$  holding latch

REG = 1 → control register



Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### TLV5639C TLV5639I

SLAS189C-MARCH 1999-REVISED JANUARY 2004



#### **APPLICATION INFORMATION (continued)**

The following table lists the meaning of the bits within the control register:

	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Γ	Х	Х	Х	Х	Х	Х	Х	REF1	REF0	Х	PWR	SPD
Γ	X <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	X <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>						

(1) Default values

SPD : Speed control bit 1 = fast mode 0 = slow mode

PWR : Power control bit 1 = power down 0 = normal operation

REF1 and REF0 determine the reference source and the reference voltage.

#### **REFERENCE BITS**

REF1	REF0	REFERENCE				
0	0	External				
0	1	1.024 V				
1	0	2.048 V				
1	1	External				

If an external reference voltage is applied to the REF pin, external reference must be selected.

#### LINEARITY, OFFSET, AND GAIN ERROR USING SINGLE END SUPPLIES

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 12.




Figure 12. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero input code (all inputs 0) and full scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full scale code and the lowest code that produces a positive output voltage.

Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TLV5639C TLV5639I

SLAS189C-MARCH 1999-REVISED JANUARY 2004

#### TLV5639 INTERFACED to TMS320C203 DSP

#### HARDWARE INTERFACE

Figure 13 shows an example of the connection between the TLV5639 and the TMS320C203 DSP. The only other device that is needed in addition to the DSP and the DAC is the 74AC138 address decoding circuit . Using this configuration, the DAC data is at address 0x0084 and the DAC control word is at address 0x0085 within the I/O memory space of the TMS320C203.

LDAC is tied low so that the output voltage is updated on the rising WE edge.




Figure 13. TLV5639 to TMS320C203 DSP Interface Connection

#### **SOFTWARE**

Writing data or control information to the TLV5639 is done using a single command. For example, the line of code which reads:

out 62h, dac\_ctrl

writes the contents of address 0x0062 to the I/O address equated to dac\_ctrl (0x0085, the address where the DAC control register has been mapped).

The following code shows how to set the DAC up to use the internal reference and operate in FAST mode by a write to the control register. Timer interrupts are then enabled and repeatedly generated every 205 µs to provide a timebase for synchronizing the waveform generation. In this example, the waveform is generated by simply incrementing a counter and outputting the counter value to the DAC data word once every timer interrupt. This results in a saw waveform.



Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### TLV5639C TLV5639I



SLAS189C-MARCH 1999-REVISED JANUARY 2004

```
RAMP.ASM
; File:
; Function:
              ramp generation with TLV5639
; Processors: TMS320C203
; { 1999 Texas Instruments
;----- I/O and memory mapped regs -----
    .include regs.asm
dac_data
.equ
0084h
dac_ctrl
.equ
0085h
       ----- vectors -----
     .ps
Oh
h
start
INT1
INT23
TIM_ISR
 -----Main Program-----
    .ps
1000h
    .entry
start:
    ldp
#0
; set data page to 0
; disable interrupts
    setc
INTM
; disable maskable interrupts
    splk
#0ffffh, IFR
    splk
#0004h, IMR
; set up the timer
    splk
#0000h, 60h
    splk
#0042h, 61h
out.
61h, PRD
    out
60h, TIM
splk
#0c2fh,
         62h
    out
62h, TCR
       splk
#0011h, 62h
             ; set up the DAC
; SPD=1 (FAST mode) and ; REF1=1 (2.048 V internal ref enable)
```



Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TLV5639C TLV5639I

SLAS189C-MARCH 1999-REVISED JANUARY 2004

```
62h, dac_ctrl
    clrc
          ; enable interrupts
; loop forever!
next
  idle
    next
----- Interrupt Service Routines-----
INT1:
ret
; do nothing and return
INT23:
ret
; do nothing and return
TIM_ISR:
; timer interrupt handler
     add
#1h
; increment accumulator
sacl
60h
     out
60h, dac_data ; write to DAC
     clrc
intm
          ; re-enable interrupts
     ret
             ; return from interrupt
     .END
```



Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

### **PACKAGING INFORMATION**

Lead/Ball Finish Orderable Device Status Package Type Package Pins Package Eco Plan MSL Peak Temp Op Temp (°C) Device Marking Samples Drawing Qty (1) (2) (6) (3) ACTIVE SOIC CU NIPDAU Level-1-260C-UNLIM TLV5639C TLV5639CDW 20 Green (RoHS DW 25 0 to 70 Samples & no Sb/Br) CU NIPDAU TLV5639CDWG4 **ACTIVE** SOIC DW 25 Green (RoHS Level-1-260C-UNLIM TLV5639C 20 0 to 70 Samples & no Sb/Br) TLV5639CPW ACTIVE TSSOP PW 20 70 Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to 70 TV5639 Samples & no Sb/Br) TLV5639IDW ACTIVE SOIC DW 20 25 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 TLV5639I Samples & no Sb/Br) TLV5639IPW ACTIVE TSSOP PW CU NIPDAU Level-1-260C-UNLIM TY5639 Green (RoHS -40 to 85 Samples & no Sb/Br) TLV5639IPWG4 ACTIVE TSSOP PW 20 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 TY5639 70 Samples & no Sb/Br) Green (RoHS TLV5639IPWR ACTIVE TSSOP CU NIPDAU Level-1-260C-UNLIM TY5639 PW 20 -40 to 85 Samples & no Sb/Br)

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): Til defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

Addendum-Page 1



### **Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "--" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. That staken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




### **PACKAGE MATERIALS INFORMATION**


www.ti.com 14-Jul-2012

#### **TAPE AND REEL INFORMATION**

#### **REEL DIMENSIONS**



#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV5639IPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1




Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



### **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TLV5639IPWR	TSSOP	PW	20	2000	367.0	367.0	38.0	




# **DW0020A**



### **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.








### **EXAMPLE BOARD LAYOUT**

### **DW0020A**

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

Publication IFC-7331 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.






### **EXAMPLE STENCIL DESIGN**

### **DW0020A**

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- Board assembly site may have different recommendations for stencil design.






### **MECHANICAL DATA**

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153





#### LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





Datasheet of TLV5639CDW - IC 12-BIT PARALLEL D/A 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Applications**

**Products** Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Security www.ti.com/security

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Logic

**OMAP Applications Processors TI E2E Community** www.ti.com/omap e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated