

## **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor 74F10PC

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



# FAIRCHILD

SEMICONDUCTOR

### 74F10 Triple 3-Input NAND Gate


#### **General Description**

This device contains three independent gates, each of which performs the logic NAND function.


#### **Ordering Code:**

Order Number	Package Number	Package Description					
74F10SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow					
74F10SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide							
74F10PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.							

### Logic Symbol



#### **Connection Diagram**



April 1988

Revised September 2000

### Unit Loading/Fan Out

Pin N	Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
		Decomption	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
	A <sub>n</sub> , B <sub>n</sub> , C <sub>n</sub>	Inputs	1.0/1.0	20 µA/-0.6 mA	
	$\overline{O}_n$	Outputs	50/33.3	–1 mA/20 mA	

www.fairchildsemi.com





#### Absolute Maximum Ratings(Note 1)

	Storage Temperature	-65°C to +150°C
	Ambient Temperature under Bias	-55°C to +125°C
	Junction Temperature under Bias	-55°C to +150°C
Junction Temperature under Bia V <sub>CC</sub> Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output		-0.5V to +7.0V
	Input Voltage (Note 2)	-0.5V to +7.0V
	Input Current (Note 2)	-30 mA to +5.0 mA
	Voltage Applied to Output	
	in HIGH State (with $V_{CC} = 0V$ )	
	Standard Output	–0.5V to $V_{CC}$
	3-STATE Output	-0.5V to +5.5V
	Current Applied to Output	
	in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)

# Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


Symbol	Symbol Parameter		Min	Тур	Max	Units	v <sub>cc</sub>	Conditions	
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage	9			-1.2	V	Min	I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH	IGH 10% V <sub>CC</sub>				V	Min	I <sub>OH</sub> = -1 mA	
	Voltage	5% V <sub>CC</sub>	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V	Min	L = 20 m A	
	Voltage				0.5			I <sub>OL</sub> = 20 mA	
IIH	Input HIGH				5.0	μΑ	Max	V <sub>IN</sub> = 2.7V	
	Current				5.0				
I <sub>BVI</sub>	Input HIGH Current				7.0	μA	Max	V <sub>IN</sub> = 7.0V	
	Breakdown Test				7.0	μΑ	IVIAX		
I <sub>CEX</sub>	Output HIGH				50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>	
	Leakage Current				50	μΑ	IVIAX		
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA	
	Test		4.75			v	0.0	All other pins grounded	
I <sub>OD</sub>	Output Leakage				3.75	μA	0.0	V <sub>IOD</sub> = 150 mV	
	Circuit Current				3.75	μΑ	0.0	All other pins grounded	
IIL	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V	
los	Output Short-Circuit Curre	nt	-60		-150	mA	Max	V <sub>OUT</sub> = 0V	
I <sub>ССН</sub>	Power Supply Current			1.4	2.1	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Current			5.1	7.7	mA	Max	V <sub>O</sub> = LOW	

#### **AC Electrical Characteristics**

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = -55^{\circ}C$	C to +125°C	$T_A = 0^{\circ}C$ to $+70^{\circ}C$		
					V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF		V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF		Units
t <sub>PLH</sub>	Propagation Delay	2.4	3.7	5.0	2.0	7.0	2.4	6.0	20
t <sub>PHL</sub>	$A_n, B_n, C_n$ to $\overline{O}_n$	1.5	3.2	4.3	1.5	6.5	1.5	5.3	ns

www.fairchildsemi.com





www.fairchildsemi.com



