

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>DS92LV010ATM/NOPB</u>

For any questions, you can email us directly: sales@integrated-circuit.com



**DS92LV010A** 

www.ti.com

SNLS007E -MAY 1998-REVISED APRIL 2013

# DS92LV010A Bus LVDS 3.3/5.0V Single Transceiver

Check for Samples: DS92LV010A

#### **FEATURES**

- **Bus LVDS Signaling (BLVDS)**
- **Designed for Double Termination Applications**
- **Balanced Output Impedance**
- Lite Bus Loading 5pF Typical
- Glitch Free Power Up/Down (Driver Disabled)
- 3.3V or 5.0V Operation
- ±1V Common Mode Range
- ±100mV Receiver Sensitivity
- **High Signaling Rate Capability (Above 100** Mbps)
- **Low Power CMOS Design**
- **Product Offered in 8 Lead SOIC Package**
- **Industrial Temperature Range Operation**

#### DESCRIPTION

The DS92LV010A is one in a series of transceivers designed specifically for the high speed, low power proprietary bus backplane interfaces. The device operates from a single 3.3V or 5.0V power supply and includes one differential line driver and one receiver. To minimize bus loading the driver outputs and receiver inputs are internally connected. The logic interface provides maximum flexibility as 4 separate lines are provided (DIN, DE,  $\overline{RE}$ , and ROUT). The device also features flow through which allows easy PCB routing for short stubs between the bus pins and the connector. The driver has 10 mA drive capability, allowing it to drive heavily loaded backplanes, with impedance as low as 27 Ohms.

The driver translates between TTL levels (singleended) to Low Voltage Differential Signaling levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition the differential signaling provides common mode noise rejection of ±1V.

The receiver threshold is ±100mV over a ±1V common mode range and translates the low voltage differential levels to standard (CMOS/TTL) levels.

#### **CONNECTION DIAGRAM**





Figure 1. SOIC Package See Package Number D0008A

#### **BLOCK DIAGRAM**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



Datasheet of DS92LV010ATM/NOPB - IC TXRX BUS LVDS SINGLE 8-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### DS92LV010A



SNLS007E - MAY 1998 - REVISED APRIL 2013

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ABSOLUTE MAXIMUM RATINGS (1)(2)(3)

| Supply Voltage (V <sub>CC</sub> )           |                              | 6.0V                              |
|---|------------------------------|-----------------------------------|
| Enable Input Voltage (DE, RE)               |                              | -0.3V to (V <sub>CC</sub> + 0.3V) |
| Driver Input Voltage (DIN)                  | $-0.3V$ to $(V_{CC} + 0.3V)$ |                                   |
| Receiver Output Voltage (R <sub>OUT</sub> ) | $-0.3V$ to $(V_{CC} + 0.3V)$ |                                   |
| Bus Pin Voltage (DO/RI±)                    | -0.3V to + 3.9V              |                                   |
| Driver Short Circuit Current                | Continuous                   |                                   |
| ESD (HBM 1.5 kΩ, 100 pF)                    |                              | >2.0 kV                           |
| Maximum Package Power Dissipation at 25°C   | SOIC                         | 1025 mW                           |
|   | Derate SOIC Package          | 8.2 mW/°C                         |
| Junction Temperature                        | +150°C                       |                                   |
| Storage Temperature Range                   |                              | -65°C to +150°C                   |
| Lead Temperature (Soldering, 4 sec.)        |                              | 260°C                             |

- All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground except V<sub>OD</sub>, V<sub>ID</sub>, V<sub>TH</sub> and V<sub>TL</sub> unless otherwise specified.
- (2) Absolute Maximum Ratings are these beyond which the safety of the device cannot be ensured. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

#### RECOMMENDED OPERATING CONDITIONS

|                                       | Min | Max | Units |
|---------------------------------------|-----|-----|-------|
| Supply Voltage (V <sub>CC</sub> ), or | 3.0 | 3.6 | V     |
| Supply Voltage (V <sub>CC</sub> )     | 4.5 | 5.5 | V     |
| Receiver Input Voltage                | 0.0 | 2.9 | V     |
| Operating Free Air Temperature        | -40 | +85 | °C    |

Datasheet of DS92LV010ATM/NOPB - IC TXRX BUS LVDS SINGLE 8-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



**DS92LV010A** 

SNLS007E -MAY 1998-REVISED APRIL 2013

## 3.3V DC ELECTRICAL CHARACTERISTICS (1)(2)

 $T_A = -40$ °C to +85°C unless otherwise noted,  $V_{CC} = 3.3$ V  $\pm 0.3$ V

|                     | Parameter                        | Test Conditio   | ns                        | Pin                 | Min  | Тур  | Max             | Units |
|---------------------|----------------------------------|---|---------------------------|---------------------|------|------|-----------------|-------|
| V <sub>OD</sub>     | Output Differential Voltage      | $R_L = 27\Omega$ , See Figure 3                         |                           | DO+/RI+,            | 140  | 250  | 360             | mV    |
| $\Delta V_{OD}$     | V <sub>OD</sub> Magnitude Change |   |                           | DO-/RI-             |      | 3    | 30              | mV    |
| Vos                 | Offset Voltage                   |   |                           |                     | 1    | 1.25 | 1.65            | V     |
| $\Delta V_{OS}$     | Offset Magnitude Change          |   |                           |                     |      | 5    | 50              | mV    |
| I <sub>OSD</sub>    | Output Short Circuit Current     | $V_O = 0V$ , $DE = V_{CC}$                              |                           |                     |      | -12  | -20             | mA    |
| V <sub>OH</sub>     | Voltage Output High              | V <sub>ID</sub> = +100 mV                               | I <sub>OH</sub> = -400 μA | R <sub>OUT</sub>    | 2.8  | 3    |                 | V     |
|                     |                                  | Inputs Open   |                           |                     | 2.8  | 3    |                 | V     |
|                     |                                  | Inputs Shorted  |                           |                     | 2.8  | 3    |                 | V     |
|                     |                                  | Inputs Terminated, $R_L = 27\Omega$                     |                           |                     | 2.8  | 3    |                 | V     |
| V <sub>OL</sub>     | Voltage Output Low               | $I_{OL} = 2.0 \text{ mA}, V_{ID} = -100 \text{ mV}$     |                           |                     |      | 0.1  | 0.4             | V     |
| Ios                 | Output Short Circuit Current     | V <sub>OUT</sub> = 0V, V <sub>ID</sub> = +100 mV        |                           |                     | -5   | -35  | -85             | mA    |
| $V_{TH}$            | Input Threshold High             | DE = 0V  DE = 0V, $V_{IN} = +2.4V$ , or 0V              |                           | DO+/RI+,<br>DO-/RI- |      |      | +100            | mV    |
| V <sub>TL</sub>     | Input Threshold Low              |   |                           |                     | -100 |      |                 | mV    |
| I <sub>IN</sub>     | Input Current                    |   |                           |                     | -20  | ±1   | +20             | μΑ    |
|                     |                                  | $V_{CC} = 0V, V_{IN} = +2.4V, \text{ or } 0V$           |                           |                     | -20  | ±1   | +20             | μΑ    |
| V <sub>IH</sub>     | Minimum Input High Voltage       |   |                           | DIN,<br>DE,RE       | 2.0  |      | V <sub>CC</sub> | V     |
| $V_{IL}$            | Maximum Input Low Voltage        |   |                           |                     | GND  |      | 8.0             | V     |
| I <sub>IH</sub>     | Input High Current               | V <sub>IN</sub> = V <sub>CC</sub> or 2.4V               |                           |                     |      | ±1   | ±10             | μΑ    |
| I <sub>IL</sub>     | Input Low Current                | V <sub>IN</sub> = GND or 0.4V                           |                           |                     |      | ±1   | ±10             | μΑ    |
| $V_{CL}$            | Input Diode Clamp Voltage        | I <sub>CLAMP</sub> = −18 mA                             |                           |                     | -1.5 | -0.8 |                 | V     |
| I <sub>CCD</sub>    | Power Supply Current             | $DE = \overline{RE} = V_{CC}$ , $R_L = 27\Omega$        |                           | V cc                |      | 13   | 20              | mA    |
| I <sub>CCR</sub>    |                                  | $DE = \overline{RE} = 0V$                               |                           |                     |      | 5    | 8               | mA    |
| I <sub>CCZ</sub>    |                                  | $DE = 0V, \overline{RE} = V_{CC}$                       |                           |                     |      | 3    | 7.5             | mA    |
| I <sub>CC</sub>     |                                  | $DE = V_{CC}$ , $\overline{RE} = 0V$ , $R_L = 27\Omega$ |                           |                     |      | 16   | 22              | mA    |
| C <sub>output</sub> | Capacitance @ BUS Pins           |   |                           | DO+/RI+,<br>DO-/RI- |      | 5    |                 | pF    |

All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground except  $V_{OD}$ ,  $V_{ID}$ ,  $V_{TH}$  and  $V_{TL}$  unless otherwise specified. All typicals are given for  $V_{CC}$  = +3.3V or 5.0 V and  $T_A$  = +25°C, unless otherwise stated.



Datasheet of DS92LV010ATM/NOPB - IC TXRX BUS LVDS SINGLE 8-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# **DS92LV010A**



SNLS007E -MAY 1998-REVISED APRIL 2013

www.ti.com

# **5V DC ELECTRICAL CHARACTERISTICS (1)(2)**

 $T_A = -40$ °C to +85°C unless otherwise noted,  $V_{CC} = 5.0$ V ± 0.5V

|                     | Parameter                        | Test Conditio                                       | ns                        | Pin                 | Min  | Тур  | Max      | Units |
|---------------------|----------------------------------|---|---------------------------|---------------------|------|------|----------|-------|
| V <sub>OD</sub>     | Output Differential Voltage      | $R_L = 27\Omega$ , See Figure 3                     |                           | DO+/RI+,<br>DO-/RI- | 145  | 270  | 390      | mV    |
| $\Delta V_{OD}$     | V <sub>OD</sub> Magnitude Change |   |                           |                     |      | 3    | 30       | mV    |
| Vos                 | Offset Voltage                   |   |                           |                     | 1    | 1.35 | 1.65     | V     |
| $\Delta V_{OS}$     | Offset Magnitude Change          |   |                           |                     |      | 5    | 50       | mV    |
| I <sub>OSD</sub>    | Output Short Circuit Current     | $V_O = 0V$ , $DE = V_{CC}$                          |                           |                     |      | -12  | -20      | mA    |
| V <sub>OH</sub>     | Voltage Output High              | V <sub>ID</sub> = +100 mV                           | I <sub>OH</sub> = -400 μA | R <sub>OUT</sub>    | 4.3  | 5.0  |          | V     |
|                     |                                  | Inputs Open   |                           |                     | 4.3  | 5.0  |          | V     |
|                     |                                  | Inputs Shorted                                      |                           |                     | 4.3  | 5.0  |          | V     |
|                     |                                  | Inputs Terminated, $R_L = 27\Omega$                 |                           |                     | 4.3  | 5.0  |          | V     |
| V <sub>OL</sub>     | Voltage Output Low               | I <sub>OL</sub> = 2.0 mA, V <sub>ID</sub> = −100 mV |                           |                     |      | 0.1  | 0.4      | V     |
| Ios                 | Output Short Circuit Current     | V <sub>OUT</sub> = 0V, V <sub>ID</sub> = +100 mV    |                           |                     | -35  | -90  | -130     | mA    |
| $V_{TH}$            | Input Threshold High             | DE = 0V   |                           | DO+/RI+,            |      |      | +100     | mV    |
| $V_{TL}$            | Input Threshold Low              |   |                           | DO-/RI-             | -100 |      |          | mV    |
| I <sub>IN</sub>     | Input Current                    | $DE = 0V, V_{IN} = +2.4V, \text{ or } 0V$           |                           |                     | -20  | ±1   | +20      | μA    |
|                     |                                  | $V_{CC} = 0V, V_{IN} = +2.4V, \text{ or } 0V$       |                           |                     | -20  | ±1   | +20      | μΑ    |
| $V_{IH}$            | Minimum Input High Voltage       |   |                           | DIN, DE,            | 2.0  |      | $V_{CC}$ | V     |
| $V_{IL}$            | Maximum Input Low Voltage        |   |                           | RE                  | GND  |      | 0.8      | V     |
| I <sub>IH</sub>     | Input High Current               | V <sub>IN</sub> = V <sub>CC</sub> or 2.4V           |                           |                     |      | ±1   | ±10      | μA    |
| I <sub>IL</sub>     | Input Low Current                | V <sub>IN</sub> = GND or 0.4V                       |                           |                     |      | ±1   | ±10      | μΑ    |
| $V_{CL}$            | Input Diode Clamp Voltage        | I <sub>CLAMP</sub> = −18 mA                         |                           |                     | -1.5 | -0.8 |          | V     |
| I <sub>CCD</sub>    | Power Supply Current             | $DE = \overline{RE} = V_{CC}, R_L = 27\Omega$       |                           | V <sub>CC</sub>     |      | 17   | 25       | mA    |
| I <sub>CCR</sub>    |                                  | $DE = \overline{RE} = 0V$                           |                           |                     |      | 6    | 10       | mA    |
| I <sub>CCZ</sub>    |                                  | $DE = 0V, \overline{RE} = V_{CC}$                   |                           |                     |      | 3    | 8        | mA    |
| I <sub>CC</sub>     |                                  | $DE = V_{CC}, \overline{RE} = 0V, R_L = 27\Omega$   |                           |                     |      | 20   | 25       | mA    |
| C <sub>output</sub> | Capacitance @ BUS Pins           |   |                           | DO+/RI+,<br>DO-/RI- |      | 5    |          | pF    |

All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground except  $V_{OD}$ ,  $V_{ID}$ ,  $V_{TH}$  and  $V_{TL}$  unless otherwise specified. All typicals are given for  $V_{CC}$  = +3.3V or 5.0 V and  $T_A$  = +25°C, unless otherwise stated.

Datasheet of DS92LV010ATM/NOPB - IC TXRX BUS LVDS SINGLE 8-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



**DS92LV010A** 

www.ti.com

SNLS007E -MAY 1998-REVISED APRIL 2013

#### 3.3V AC ELECTRICAL CHARACTERISTICS (1)

 $T_A = -40$ °C to +85°C,  $V_{CC} = 3.3$ V ± 0.3V

|                   | Parameter                            | Test Conditions  | Min | Тур | Max  | Units |
|-------------------|--------------------------------------|--|-----|-----|------|-------|
| DIFFER            | RENTIAL DRIVER TIMING REQUIR         | EMENTS   |     | •   |      |       |
| t <sub>PHLD</sub> | Differential Prop. Delay High to Low | $R_L = 27\Omega$ , See Figure 4 and Figure 5 $C_L = 10 \text{ pF}$ | 1.0 | 3.0 | 5.0  | ns    |
| t <sub>PLHD</sub> | Differential Prop. Delay Low to High |  | 1.0 | 2.8 | 5.0  | ns    |
| t <sub>SKD</sub>  | Differential SKEW  t PHLD - tPLHD    |  |     | 0.2 | 1.0  | ns    |
| $t_{TLH}$         | Transition Time Low to High          |  |     | 0.3 | 2.0  | ns    |
| t <sub>THL</sub>  | Transition Time High to Low          |  |     | 0.3 | 2.0  | ns    |
| $t_{PHZ}$         | Disable Time High to Z               | $R_L = 27\Omega$ , See Figure 6 and Figure 7                       | 0.5 | 4.5 | 9.0  | ns    |
| $t_{PLZ}$         | Disable Time Low to Z                | C <sub>L</sub> = 10 pF   | 0.5 | 5.0 | 10.0 | ns    |
| $t_{PZH}$         | Enable Time Z to High                |  | 2.0 | 5.0 | 7.0  | ns    |
| $t_{PZL}$         | Enable Time Z to Low                 |  | 1.0 | 4.5 | 9.0  | ns    |
| DIFFER            | RENTIAL RECEIVER TIMING REQU         | JIREMENTS  |     |     |      |       |
| t <sub>PHLD</sub> | Differential Prop. Delay High to Low | See Figure 8 and Figure 9 C <sub>L</sub> = 10 pF                   | 2.5 | 5.0 | 12.0 | ns    |
| t <sub>PLHD</sub> | Differential Prop. Delay Low to High |  | 2.5 | 5.5 | 10.0 | ns    |
| t <sub>SKD</sub>  | Differential SKEW  t PHLD -          |  |     | 0.5 | 2.0  | ns    |
| t <sub>r</sub>    | Rise Time                            |  |     | 1.5 | 4.0  | ns    |
| t <sub>f</sub>    | Fall Time                            |  |     | 1.5 | 4.0  | ns    |
| t <sub>PHZ</sub>  | Disable Time High to Z               | $R_L = 500\Omega$ , See Figure 10 and Figure 11                    | 2.0 | 4.0 | 6.0  | ns    |
| t <sub>PLZ</sub>  | Disable Time Low to Z                | $C_{L} = 10 \text{ pF}^{(2)}$                                      | 2.0 | 5.0 | 7.0  | ns    |
| t <sub>PZH</sub>  | Enable Time Z to High                |  | 2.0 | 7.0 | 13.0 | ns    |
| t <sub>PZL</sub>  | Enable Time Z to Low                 |  | 2.0 | 6.0 | 10.0 | ns    |

Generator waveforms for all tests unless otherwise specified: f = 1MHz, ZO = 50Ω, tr, tf ≤ 6.0ns (0%-100%) on control pins and ≤ 1.0ns for RI inputs.

<sup>(2)</sup> For receiver tri-state delays, the switch is set to  $V_{CC}$  for  $t_{PZL}$ , and  $t_{PLZ}$  and to GND for  $t_{PZH}$ , and  $t_{PHZ}$ .

Datasheet of DS92LV010ATM/NOPB - IC TXRX BUS LVDS SINGLE 8-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## DS92LV010A



SNLS007E -MAY 1998-REVISED APRIL 2013

www.ti.com

# **5V AC ELECTRICAL CHARACTERISTICS** (1)

 $T_A = -40$ °C to +85°C,  $V_{CC} = 5.0$ V ± 0.5V

|                   | Parameter                            | Test Conditions   | Min | Тур | Max  | Units |
|-------------------|--------------------------------------|---|-----|-----|------|-------|
| DIFFER            | RENTIAL DRIVER TIMING REQUIRE        | MENTS   |     |     | •    |       |
| t <sub>PHLD</sub> | Differential Prop. Delay High to Low | $R_L$ = 27 $\Omega$ , See Figure 4 and Figure 5 $C_L$ = 10 pF | 0.5 | 2.7 | 4.5  | ns    |
| t <sub>PLHD</sub> | Differential Prop. Delay Low to High |   | 0.5 | 2.5 | 4.5  | ns    |
| t <sub>SKD</sub>  | Differential SKEW  t PHLD - tPLHD    |   |     | 0.2 | 1.0  | ns    |
| t <sub>TLH</sub>  | Transition Time Low to High          |   |     | 0.3 | 2.0  | ns    |
| t <sub>THL</sub>  | Transition Time High to Low          |   |     | 0.3 | 2.0  | ns    |
| t <sub>PHZ</sub>  | Disable Time High to Z               | $R_L = 27\Omega$ , See Figure 6 and Figure 7                  | 0.5 | 3.0 | 7.0  | ns    |
| $t_{PLZ}$         | Disable Time Low to Z                | $C_L = 10 \text{ pF}$   | 0.5 | 5.0 | 10.0 | ns    |
| $t_{PZH}$         | Enable Time Z to High                |   | 2.0 | 4.0 | 7.0  | ns    |
| t <sub>PZL</sub>  | Enable Time Z to Low                 |   | 1.0 | 4.0 | 9.0  | ns    |
| DIFFER            | RENTIAL RECEIVER TIMING REQU         | IREMENTS  |     |     |      |       |
| t <sub>PHLD</sub> | Differential Prop. Delay High to Low | See Figure 8 and Figure 9 C <sub>L</sub> = 10 pF              | 2.5 | 5.0 | 12.0 | ns    |
| t <sub>PLHD</sub> | Differential Prop. Delay Low to High |   | 2.5 | 4.6 | 10.0 | ns    |
| t <sub>SKD</sub>  | Differential SKEW  t PHLD - tPLHD    |   |     | 0.4 | 2.0  | ns    |
| t <sub>r</sub>    | Rise Time                            |   |     | 1.2 | 2.5  | ns    |
| t <sub>f</sub>    | Fall Time                            |   |     | 1.2 | 2.5  | ns    |
| t <sub>PHZ</sub>  | Disable Time High to Z               | $R_L = 500\Omega$ , See Figure 10 and Figure 11               | 2.0 | 4.0 | 6.0  | ns    |
| t <sub>PLZ</sub>  | Disable Time Low to Z                | $C_L = 10 \text{ pF}^{(2)}$                                   | 2.0 | 4.0 | 6.0  | ns    |
| t <sub>PZH</sub>  | Enable Time Z to High                |   | 2.0 | 5.0 | 9.0  | ns    |
| t <sub>PZL</sub>  | Enable Time Z to Low                 |   | 2.0 | 5.0 | 7.0  | ns    |

<sup>(1)</sup> Generator waveforms for all tests unless otherwise specified: f = 1MHz,  $ZO = 50\Omega$ , tr, tf  $\leq 6.0$ ns (0%–100%) on control pins and  $\leq 1.0$ ns for RI inputs.

#### **TEST CIRCUITS AND TIMING WAVEFORMS**




Figure 3. Differential Driver DC Test Circuit

<sup>(2)</sup> For receiver tri-state delays, the switch is set to V<sub>CC</sub> for t<sub>PZL</sub>, and t<sub>PLZ</sub> and to GND for t<sub>PZH</sub>, and t<sub>PHZ</sub>.



**DS92LV010A** 

www.ti.com

SNLS007E -MAY 1998-REVISED APRIL 2013




Figure 4. Differential Driver Propagation Delay and Transition Time Test Circuit




Figure 5. Differential Driver Propagation Delay and Transition Time Waveforms




Figure 6. Driver TRI-STATE Delay Test Circuit




Figure 7. Driver TRI-STATE Delay Waveforms

Copyright © 1998–2013, Texas Instruments Incorporated

Datasheet of DS92LV010ATM/NOPB - IC TXRX BUS LVDS SINGLE 8-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### **DS92LV010A**



SNLS007E -MAY 1998-REVISED APRIL 2013

www.ti.com




Figure 8. Receiver Propagation Delay and Transition Time Test Circuit




Figure 9. Receiver Propagation Delay and Transition Time Waveforms




Figure 10. Receiver TRI-STATE Delay Test Circuit




Figure 11. Receiver TRI-STATE Delay Waveforms TRI-STATE Delay Waveforms

#### TYPICAL BUS APPLICATION CONFIGURATIONS




Figure 12. Bi-Directional Half-Duplex Point-to-Point Applications

Submit Documentation Feedback

Copyright © 1998–2013, Texas Instruments Incorporated

Datasheet of DS92LV010ATM/NOPB - IC TXRX BUS LVDS SINGLE 8-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



**DS92LV010A** 

www.ti.com

SNLS007E -MAY 1998-REVISED APRIL 2013




Figure 13. Multi-Point Bus Applications

Datasheet of DS92LV010ATM/NOPB - IC TXRX BUS LVDS SINGLE 8-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### DS92LV010A



SNLS007E - MAY 1998 - REVISED APRIL 2013

www.ti.com

#### **APPLICATION INFORMATION**

There are a few common practices which should be implied when designing PCB for BLVDS signaling. Recommended practices are:

- Use at least 4 layer PCB board (BLVDS signals, ground, power and TTL signals).
- Keep drivers and receivers as close to the (BLVDS port side) connector as possible.
- Bypass each BLVDS device and also use distributed bulk capacitance. Surface mount capacitors placed close to power and ground pins work best. Two or three multi-layer ceramic (MLC) surface mount capacitors (0.1  $\mu$ F, and 0.01  $\mu$ F in parallel should be used between each V<sub>CC</sub> and ground. The capacitors should be as close as possible to the V<sub>CC</sub> pin.
- Use the termination resistor which best matches the differential impedance of your transmission line.
- Leave unused LVDS receiver inputs open (floating)

**Table 1. Functional Table** 

| MODE SELECTED  | DE | RE |
|----------------|----|----|
| DRIVER MODE    | Н  | Н  |
| RECEIVER MODE  | L  | L  |
| TRI-STATE MODE | L  | Н  |
| LOOP BACK MODE | Н  | L  |

Table 2. Transmitter Mode<sup>(1)</sup>

|    | INPUTS      | OUT | PUTS |
|----|-------------|-----|------|
| DE | DI          | DO+ | DO-  |
| Н  | L           | L   | Н    |
| Н  | Н           | Н   | L    |
| Н  | 2 > & > 0.8 | Х   | X    |
| L  | X           | Z   | Z    |

<sup>(1)</sup> L = Low state H = High state

Table 3. Receiver Mode<sup>(1)</sup>

|    | INPUTS               |        |  |
|----|----------------------|--------|--|
| RE | (RI+)-(RI−)          | OUTPUT |  |
| L  | L (< -100 mV)        | L      |  |
| L  | H (> +100 mV)        | Н      |  |
| L  | 100 mV > & > −100 mV | X      |  |
| Н  | X                    | Z      |  |

<sup>(1)</sup> X = High or Low logic state

Z = High impedance state

L = Low state

H = High state

#### **Table 4. Device Pin Descriptions**

| Pin Name         | Pin No. | Input/Output | Description                              |
|------------------|---------|--------------|--|
| DIN              | 2       | 1            | TTL Driver Input                         |
| DO±/RI±          | 6, 7    | I/O          | LVDS Driver Outputs/LVDS Receiver Inputs |
| R <sub>OUT</sub> | 3       | 0            | TTL Receiver Output                      |
| RE               | 5       | 1            | Receiver Enable TTL Input (Active Low)   |
| DE               | 1       | I            | Driver Enable TTL Input (Active High)    |
| GND              | 4       | NA           | Ground                                   |
| V <sub>CC</sub>  | 8       | NA           | Power Supply                             |



Datasheet of DS92LV010ATM/NOPB - IC TXRX BUS LVDS SINGLE 8-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



**DS92LV010A** 

|  |  | CO |  |
|--|--|----|--|
|  |  |    |  |
|  |  |    |  |
|  |  |    |  |

SNLS007E -MAY 1998-REVISED APRIL 2013

#### **REVISION HISTORY**

| Cł | nanges from Revision D (April 2013) to Revision E  | Page |
|----|--|------|
| •  | Changed layout of National Data Sheet to TI format | . 10 |



Datasheet of DS92LV010ATM/NOPB - IC TXRX BUS LVDS SINGLE 8-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

1-Nov-2013

#### PACKAGING INFORMATION

| Orderable Device   | Status | Package Type |         | Pins | Package | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking | Samples |
|--------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|----------------|---------|
|                    | (1)    |              | Drawing |      | Qty     | (2)                        | (6)              | (3)                |              | (4/5)          |         |
| DS92LV010ATM       | NRND   | SOIC         | D       | 8    | 95      | TBD                        | Call TI          | Call TI            | -40 to 85    | LV010<br>ATM   |         |
| DS92LV010ATM/NOPB  | ACTIVE | SOIC         | D       | 8    | 95      | Green (RoHS<br>& no Sb/Br) | CU SN            | Level-1-260C-UNLIM | -40 to 85    | LV010<br>ATM   | Samples |
| DS92LV010ATMX      | NRND   | SOIC         | D       | 8    | 2500    | TBD                        | Call TI          | Call TI            | -40 to 85    | LV010<br>ATM   |         |
| DS92LV010ATMX/NOPB | ACTIVE | SOIC         | D       | 8    | 2500    | Green (RoHS<br>& no Sb/Br) | CU SN            | Level-1-260C-UNLIM | -40 to 85    | LV010<br>ATM   | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: Tl has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "--" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Addendum-Page 1



# **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of DS92LV010ATM/NOPB - IC TXRX BUS LVDS SINGLE 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 1-Nov-2013

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


Datasheet of DS92LV010ATM/NOPB - IC TXRX BUS LVDS SINGLE 8-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### PACKAGE MATERIALS INFORMATION

www.ti.com 11-Oct-2013


#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 + P1 + B0 W Cavity - A0 -

|    | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


| Device             | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| DS92LV010ATMX      | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.5        | 5.4        | 2.0        | 8.0        | 12.0      | Q1               |
| DS92LV010ATMX/NOPB | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.5        | 5.4        | 2.0        | 8.0        | 12.0      | Q1               |

Datasheet of DS92LV010ATM/NOPB - IC TXRX BUS LVDS SINGLE 8-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Oct-2013



#### \*All dimensions are nominal


| Device             | Package Type | Package Drawing | Pins SPQ |      | Length (mm) | Width (mm) | Height (mm) |  |
|--------------------|--------------|-----------------|----------|------|-------------|------------|-------------|--|
| DS92LV010ATMX      | SOIC         | D               | 8        | 2500 | 367.0       | 367.0      | 35.0        |  |
| DS92LV010ATMX/NOPB | SOIC         | D               | 8        | 2500 | 367.0       | 367.0      | 35.0        |  |



#### **MECHANICAL DATA**

# D (R-PDSO-G8)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





# **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of DS92LV010ATM/NOPB - IC TXRX BUS LVDS SINGLE 8-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

www.ti.com/audio Audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial

 Clocks and Timers
 www.ti.com/clocks
 Industrial
 www.ti.com/industrial

 Interface
 interface.ti.com
 Medical
 www.ti.com/medical

 Logic
 logic.ti.com
 Security
 www.ti.com/security

Power Mgmt Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated