

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN75LVDS84DGGR</u>

For any questions, you can email us directly: sales@integrated-circuit.com

Datasheet of SN75LVDS84DGGR - IC FLATLINK(TM) XMITTER 48-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN75LVDS84

SLLS270D-MARCH 1997-REVISED NOVEMBER 2007

FLATLINK™ TRANSMITTERS

FEATURES

- 21:3 Data Channel Compression at up to 163
 Million Bytes per Second Throughput
- Suited for SVGA, XGA, or SXGA Data Transmission From Controller to Display With Very Low EMI
- 21 Data Channels Plus Clock-In Low-Voltage TTL and 3 Data Channels Plus Clock-Out Low-Voltage Differential
- Operates From a Single 3.3-V Supply and 250 mW (Typ)
- 5-V Tolerant Data Inputs
- ESD Protection Exceeds 6 kV
- SN75LVDS84 Has Falling-Clock Edge-Triggered Inputs
- Packaged in Thin Shrink Small-Outline Package (TSSOP) With 20-Mil Terminal Pitch
- Consumes Less Than 1 mW When Disabled
- Wide Phase-Lock Input Frequency Range:
 - 31 MHz to 68 MHz
- No External Components Required for PLL
- Outputs Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
- Improved Replacement for the DS90C561

DGG PACKAGE (TOP VIEW)

	6	$\overline{}$	
D4 🗔	Y	48 D3	
V _{CC} □□□	2	47 D2	
D5 🖂	3	46 GND	
D6 🗀	4	45 🗔 D1	
GND 🖂	5	44 🗔 D0	
D7 🗀	6	43 NC	
D8 🖂	7	42 LVDSGN	D
V _{CC} \Box	8	41 Y0M	
D9 🗔	9	40 Y0P	
D10	10	39 Y1M	
GND 🖂	11	38 Y1P	
D11	12	37 LVDSV _{CC}	2
D12	13	36 LVDSGN	D
NC	14	35 Y2M	
D13	15	34 Y2P	
D14 🗔	16	33 CLKOUT	M
GND	17	32 CLKOUT	Έ
D15 🖂	18	31 LVDSGN	D
D16	19	30 PLLGND	
D17	20	29 PLLV _{CC}	
V _{CC} □□□	21	28 PLLGND	
D18 🗔	22	27 SHTDN	
D19 🗔	23	26 CLKIN	
GND	24	25 D20	

NC - Not Connected

P0052-02

DESCRIPTION

The SN75LVDS84 FlatLink™ transmitter contains three 7-bit parallel-load serial-out shift registers, a 7× clock synthesizer, and four low-voltage differential signaling (LVDS) line drivers in a single integrated circuit. These functions allow 21 bits of single-ended low-voltage TTL (LVTTL) data to be synchronously transmitted over three balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS82 or SN75LVDS86.

When transmitting, data bits D0–D20 are each loaded into registers of the SN75LVDS84 on the falling edge of the input clock signal (CLKIN). The frequency of CLKIN is multiplied seven times and then used to unload the data registers in 7-bit slices and serially. The three serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

AVAILABLE OPTIONS(1)

LATCHING CLOCK EDGE							
FALLING							
SN75LVDS84DGG							
SN75LVDS84DGGR							

(1) The R suffix indicates taped and reeled packaging.

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

Datasheet of SN75LVDS84DGGR - IC FLATLINK(TM) XMITTER 48-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN75LVDS84

SLLS270D-MARCH 1997-REVISED NOVEMBER 2007




DESCRIPTION (CONTINUED)

The SN75LVDS84 requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only possible user intervention is the use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The SN75LVDS84 is characterized for operation over ambient free-air temperatures of 0°C to 70°C.

FUNCTIONAL BLOCK DIAGRAM



Product Folder Link(s): SN75LVDS84

B0274-01

Submit Documentation Feedback

2

Copyright © 1997–2007, Texas Instruments Incorporated



TEXAS INSTRUMENTS www.ti.com

SN75LVDS84

SLLS270D-MARCH 1997-REVISED NOVEMBER 2007





Figure 1. Load and Shift Timing Sequences

SCHEMATICS OF INPUT AND OUTPUT



S0313-01



Datasheet of SN75LVDS84DGGR - IC FLATLINK(TM) XMITTER 48-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN75LVDS84

SLLS270D-MARCH 1997-REVISED NOVEMBER 2007



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

		VALUE	UNIT
V_{CC}	Supply voltage range ⁽²⁾	-0.5 to 4	V
Vo	Output voltage range (all terminals)	-0.5 to V _{CC} + 0.5	V
VI	Input voltage range (all terminals)	-0.5 to 5.5	
	Continuous total power dissipation	See Dissipation Rating Table	
T _{stg}	Storage temperature range	-6 to 150	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

٠	PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING		
	DGG	1316 mW	13.1 mW/°C	726 mW		

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	3	3.3	3.6	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			8.0	V
Z_{L}	Differential load impedance	90		132	Ω
T _A	Operating free-air temperature	0		70	°C

TIMING REQUIREMENTS

	PARAMETER	MIN	TYP MAX	UNIT
t _c	Input clock period	14.7	32.4	ns
t_w	Pulse duration, high-level input clock	0.4 t _c	0.6 t _c	ns
t _t	Transition time, input signal		5	ns
t_{su}	Setup time, data, D0–D27 valid before CLKIN↓ (See Figure 2)	3		ns
t _h	Hold time, data, D0–D27 valid after CLKIN↓ (See Figure 2)	1.5		ns

Product Folder Link(s): SN75LVDS84

⁽²⁾ All voltage values are with respect to the GND terminals.

Datasheet of SN75LVDS84DGGR - IC FLATLINK(TM) XMITTER 48-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN75LVDS84

SLLS270D-MARCH 1997-REVISED NOVEMBER 2007

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT}	Input threshold voltagee			1.4		V
V _{OD}	Differential steady-state output voltage magnitude		247		454	mV
$\Delta V_{OD} $	Change in the steady-state differential output voltage magnitude between opposite binary states	$R_L = 100 \Omega$, See Figure 3			50	mV
V _{OC(SS)}	Steady-state common-mode output voltage	See Figure 2	1.125		1.375	V
V _{OC(PP)}	Peak-to-peak common-mode output voltage	See Figure 3		80	150	mV
I _{IH}	High-level input current	V _{IH} = V _{CC}			20	μΑ
I _{IL}	Low-level input current	V _{IL} = 0			±10	μΑ
	Chart aire it autout aurent	$V_{O(Yn)} = 0$			±24	mA
I _{OS}	Short-circuit output current	V _{OD} = 0			±12	mA
l _{OZ}	High-impedance output current	$V_{O} = 0$ to V_{CC}			±10	μΑ
		Disabled, all inputs at GND			280	μΑ
I _{CC(AVG)}	Quiescent supply current (average)	Enabled, $R_L = 100 \Omega$ (4 places), gray-scale pattern (see Figure 4), $V_{CC} = 3.3 \text{ V}$, $t_c = 15.38 \text{ ns}$		68	80	mA
		Enabled, $R_L = 100 \Omega$, (4 places), worst-case pattern (see Figure 5), $t_c = 15.38 \text{ ns}$		75	100	mA
Cı	Input capacitance			3		pF

⁽¹⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Submit Documentation Feedback

5



Datasheet of SN75LVDS84DGGR - IC FLATLINK(TM) XMITTER 48-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN75LVDS84

SLLS270D-MARCH 1997-REVISED NOVEMBER 2007



SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{d0}	Delay time, CLKOUT↑ to serial bit position 0		-0.2	0	0.2	ns
t _{d1}	Delay time, CLKOUT↑ to serial bit position 1		$\frac{1}{7}t_{C} - 0.2$		$\frac{1}{7}t_{\rm C} + 0.2$	ns
t _{d2}	Delay time, CLKOUT↑ to serial bit position 2		$\frac{2}{7}t_{C} - 0.2$		$\frac{2}{7}t_{C} + 0.2$	ns
t _{d3}	Delay time, CLKOUT↑ to serial bit position 3	t_c = 15.38 ns (±0.2%), Input clock jitter < 50 ps ⁽²⁾ , See Figure 6	$\frac{3}{7}t_{C}-0.2$		$\frac{3}{7}t_{c} + 0.2$	ns
t _{d4}	Delay time, CLKOUT↑ to serial bit position 4	Gee Figure 0	$\frac{4}{7}t_{C} - 0.2$		$\frac{4}{7}t_{C} + 0.2$	ns
t _{d5}	Delay time, CLKOUT↑ to serial bit position 5		$\frac{5}{7}t_{C} - 0.2$		$\frac{5}{7}t_{c} + 0.2$	ns
t _{d6}	Delay time, CLKOUT↑ to serial bit position 6		$\frac{6}{7}t_{C}-0.2$		$\frac{6}{7}t_{C} + 0.2$	ns
t _{sk(o)}	Output skew, $t_{\text{N}} - \frac{n}{7}t_{\text{C}}$		-0.2		0.2	ns
t _{d7}	Delay time, CLKIN↓ to CLKOUT↑	t_c = 15.38 ns (±0.2%), Input clock jitter < 50 ps ⁽²⁾ , see Figure 6		4.2		ns
Δt _{c(o)}	Cycle time, output clock jitter ⁽³⁾	t_{c} = 15.38 + 0.75 sin (2 π 500E3t) ±0.05 ns, See Figure 7		±70		ps
-(-)		t_c = 15.38 + 0.75 sin (2 π 3E3t) ±0.05 ns, See Figure 7		±187		ps
t _w	Pulse duration, high-level output clock			$\frac{4}{7}t_{\text{C}}$		ns
t _t	Transition time, differential output voltage $(t_r \text{ or } t_f)$	See Figure 3	260	700	1500	ps
t _{en}	Enable time, SHTDN↑ to phase lock (Yn valid)	See Figure 8		1		ms
t _{dis}	Disable time, SHTDN↓ to off state (CLKOUT low)	See Figure 9		250		ns

Submit Documentation Feedback


Copyright © 1997–2007, Texas Instruments Incorporated

⁽¹⁾ All typical values are at $V_{CC}=3.3~V,\,T_A=25^{\circ}C.$ (2) |Input clock jitter| is the magnitude of the change in the input clock period.

Output clock jitter is the change in the output clock period from one cycle to the next cycle observed over 15,000 cycles.


SLLS270D-MARCH 1997-REVISED NOVEMBER 2007

PARAMETER MEASUREMENT INFORMATION



A. All input timing is defined at 1.4 V on an input signal with a 10%-to-90% rise or fall time of less than 5 ns.

Figure 2. Setup and Hold Time Definition



Note: The lumped instrumentation capacitance for any single-ended voltage measurement is less than or equal to 10 pF. When making measurements at YP or YM, the complementary output is similarly loaded.

(a) Schematic




Figure 3. Test Load and Voltage Definitions for LVDS Outputs

Submit Documentation Feedback


Datasheet of SN75LVDS84DGGR - IC FLATLINK(TM) XMITTER 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN75LVDS84

SLLS270D-MARCH 1997-REVISED NOVEMBER 2007




PARAMETER MEASUREMENT INFORMATION (continued)



- A. The 16-grayscale test-pattern test device power consumption for a typical display pattern.
- B. $V_{IH} = 2 V$ and $V_{IL} = 0.8 V$

Figure 4. 16-Grayscale Test-Pattern Waveforms



- A. The worst-case test pattern produces nearly the maximum switching frequency for all of the LVDS outputs.
- B. $V_{IH} = 2 \text{ V}$ and $V_{IL} = 0.8 \text{ V}$

Figure 5. Worst-Case Test-Pattern Waveforms

Submit Documentation Feedback

Copyright © 1997–2007, Texas Instruments Incorporated



SLLS270D-MARCH 1997-REVISED NOVEMBER 2007

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 6. Timing Definitions




Figure 7. Clock Jitter Test Setup

SLLS270D-MARCH 1997-REVISED NOVEMBER 2007



TYPICAL CHARACTERISTICS




Figure 8. Enable Time Waveforms





Figure 9. Disable Time Waveforms

Product Folder Link(s): SN75LVDS84






Figure 11.

Copyright © 1997–2007, Texas Instruments Incorporated


Submit Documentation Feedback





SLLS270D-MARCH 1997-REVISED NOVEMBER 2007

APPLICATION INFORMATION



- A. The five $100-\Omega$ terminating resistors are recommended to be 0603 types.
- B. NA not applicable, these unused inputs should be left open.

Figure 12. Color Host to LCD Panel Application

Copyright © 1997–2007, Texas Instruments Incorporated

Submit Documentation Feedback

11


Datasheet of SN75LVDS84DGGR - IC FLATLINK(TM) XMITTER 48-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN75LVDS84

SLLS270D-MARCH 1997-REVISED NOVEMBER 2007





- The four $100-\Omega$ terminating resistors are recommended to be 0603 types.
- NA not applicable, these unused inputs should be left open.

Figure 13. 18-Bit Color Host to 24-Bit LCD Display Panel Application (See the FlatLink Designer's Guide (SLLA012) for more application information.)

Product Folder Link(s): SN75LVDS84

12

Copyright © 1997–2007, Texas Instruments Incorporated

Submit Documentation Feedback



Datasheet of SN75LVDS84DGGR - IC FLATLINK(TM) XMITTER 48-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE OPTION ADDENDUM

16-Nov-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN75LVDS84DGG	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS84DGGG4	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS84DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS84DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


Datasheet of SN75LVDS84DGGR - IC FLATLINK(TM) XMITTER 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




PACKAGE MATERIALS INFORMATION

19-Jun-2008


TAPE AND REEL INFORMATION





Dimension designed to accommodate the component width
Dimension designed to accommodate the component length
Dimension designed to accommodate the component thickness
Overall width of the carrier tape
Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LVDS84DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1

Datasheet of SN75LVDS84DGGR - IC FLATLINK(TM) XMITTER 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

19-Jun-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75LVDS84DGGR	TSSOP	DGG	48	2000	346.0	346.0	41.0



Datasheet of SN75LVDS84DGGR - IC FLATLINK(TM) XMITTER 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153





Distributor of Texas Instruments: Excellent Integrated System LimitedDatasheet of SN75LVDS84DGGR - IC FLATLINK(TM) XMITTER 48-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications Amplifiers Audio amplifier.ti.com Automotive Data Converters dataconverter.ti.com DSP dsp.ti.com Broadband Clocks and Timers www.ti.com/clocks **Digital Control** Interface Medical interface.ti.com Military Logic logic.ti.com Optical Networking Power Mgmt power.ti.com Microcontrollers Security microcontroller.ti.com Telephony www.ti-rfid.com RF/IF and ZigBee® Solutions Video & Imaging www.ti.com/lprf

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated