Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
CDC582PAH

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of CDC582PAH - IC 3.3V PLL CLOCK DRIVER 52-TQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS

SCAS446B - JULY 1994 - REVISED FEBRUARY 1996

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V V_{CC}
- Distributes Differential LVPECL Clock Inputs to 12 TTL-Compatible Outputs
- Two Select Inputs Configure Up to Nine Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- External Feedback Input (FBIN) Is Used to Synchronize the Outputs With the Clock Inputs
- Application for Synchronous DRAMs
- Distributed V_{CC} and Ground Pins Reduce Switching Noise
- Packaged in 52-Pin Quad Flatpack

PAH PACKAGE (TOP VIEW)



description

The CDC582 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align the frequency and phase of the clock output signals to the differential LVPECL clock (CLKIN, $\overline{\text{CLKIN}}$) input signals. It is specifically designed to operate at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC582 operates at 3.3-V V_{CC} .

The feedback input (FBIN) synchronizes the frequency of the output clocks with the input clock (CLKIN, CLKIN) signals. One of the twelve output clocks must be fed back to FBIN for the PLL to maintain synchronization between the differential CLKIN and CLKIN inputs and the outputs. The output used as feedback is synchronized to the same frequency as the clock (CLKIN and CLKIN) inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.



Datasheet of CDC582PAH - IC 3.3V PLL CLOCK DRIVER 52-TQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

CDC582 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS

SCAS446B - JULY 1994 - REVISED FEBRUARY 1996

description (continued)

The Y outputs can be configured to switch in phase and at the same frequency as differential clock inputs (CLKIN and CLKIN). Select (SEL1, SEL0) inputs configure up to nine Y outputs, in banks of three, to operate at one-half or double the differential clock input frequency, depending upon the feedback configuration (see Tables 1 and 2). All output signal duty cycles are adjusted to 50% independent of the duty cycle at the input clocks.

Output-enable (\overline{OE}) is provided for output control. When \overline{OE} is high, the outputs are in the low state. When \overline{OE} is low, the outputs are active. \overline{CLR} is negative-edge triggered and can be used to reset the outputs operating at half frequency. TEST is used for factory testing of the device and can be used to bypass the PLL. TEST should be strapped to GND for normal operation.

Unlike many products containing a PLL, the CDC582 does not require external RC networks. The loop filter for the PLL is included on chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC582 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN and $\overline{\text{CLKIN}}$, as well as following any changes to the PLL reference or feedback signal. Such changes occur upon change of SEL1 and SEL0, enabling the PLL via TEST, and upon enable of all outputs via $\overline{\text{OE}}$.

The CDC582 is characterized for operation from 0°C to 70°C.

detailed description of output configurations

The voltage-controlled oscillator (VCO) used in the CDC582 has a frequency range of 100 MHz to 200 MHz, twice the operating frequency range of the CDC582 outputs. The output of the VCO is divided by 2 and by 4 to provide reference frequencies with a 50% duty cycle of one-half and one-fourth the VCO frequency. SEL0 and SEL1 determine which of the two signals are buffered to each bank of device outputs.

One device output must be externally wired to FBIN to complete the PLL. The VCO operates such that the frequency of this output matches that of the CLKIN/CLKIN signals. In the case that a VCO/2 output is wired to FBIN, the VCO must operate at twice the CLKIN/CLKIN frequency, resulting in device outputs that operate at the same or one-half the CLKIN/CLKIN frequency. If a VCO/4 output is wired to FBIN, the device outputs operate at the same or twice the CLKIN/CLKIN frequency.

output configuration A

Output configuration A is valid when any output configured as a $1\times$ frequency output in Table 1 is fed back to FBIN. The frequency range for the differential clock input is 50 MHz to 100 MHz when using output configuration A. Outputs configured as $1/2\times$ outputs operate at half the input clock frequency, while outputs configured as $1\times$ outputs operate at the same frequency as the differential clock input.

Table 1. Output Configuration A

INPUTS		OUTPUTS		
SEL1	SEL0	1/2× FREQUENCY	1× FREQUENCY	
L	L	None	All	
L	Н	1Yn	2Yn, 3Yn, 4Yn	
Н	L	1Yn, 2Yn	3Yn, 4Yn	
Н	Н	1Yn, 2Yn, 3Yn	4Yn	

NOTE: n = 1, 2, 3



Datasheet of CDC582PAH - IC 3.3V PLL CLOCK DRIVER 52-TQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

CDC582

3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS

SCAS446B – JULY 1994 – REVISED FEBRUARY 1996

output configuration B

Output configuration B is valid when any output configured as a $1 \times$ frequency output in Table 2 is fed back to FBIN. The frequency range for the differential clock inputs is 25 MHz to 50 MHz when using output configuration B. Outputs configured as $1 \times$ outputs operate at the input clock frequency, while outputs configured as $2 \times$ outputs operate at double the frequency of the differential clock inputs.

Table 2. Output Configuration B

INPUTS		OUTPUTS		
SEL1	SEL0	1× FREQUENCY	2× FREQUENCY	
L	L	All	None	
L	Н	1Yn	2Yn, 3Yn, 4Yn	
Н	L	1Yn, 2Yn	3Yn, 4Yn	
Н	Н	1Yn, 2Yn, 3Yn	4Yn	

NOTE: n = 1, 2, 3





Datasheet of CDC582PAH - IC 3.3V PLL CLOCK DRIVER 52-TQFP


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

CDC582

3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS

SCAS446B - JULY 1994 - REVISED FEBRUARY 1996

functional block diagram







Datasheet of CDC582PAH - IC 3.3V PLL CLOCK DRIVER 52-TQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

CDC582

3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS

SCAS446B - JULY 1994 - REVISED FEBRUARY 1996

Terminal Functions

TERMINAL		T				
NAME	NO.	1/0	DESCRIPTION			
CLKIN CLKIN	44, 45	I	Clock input. CLKIN and CLKIN are the differential clock signals to be distributed by the CDC582 clock-driver circuit. These inputs are used to provide the reference signal to the integrated PLL that generates the clock output signals. CLKIN and CLKIN must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and valid CLKIN and CLKIN signals are applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.			
CLR	40	I	Clear. $\overline{\text{CLR}}$ is used to reset the VCO/4 reference frequency. $\overline{\text{CLR}}$ is negative-edge triggered and should be strapped to V _{CC} or GND for normal operation.			
FBIN	48	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hardwired to one of the twelve clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between the FBIN and the differential clock input (CLKIN and CLKIN).			
ŌĒ	42	I	Output enable. \overline{OE} is the output enable for all outputs. When \overline{OE} is low, all outputs are enabled. When \overline{OE} is high, all outputs are driven to the low state. Since the feedback signal for the PLL is taken directly from an output terminal, placing the outputs in the logic low state interrupts the feedback loop; therefore, when a high-to-low transition occurs at \overline{OE} , enabling the output buffers, a stabilization time is required before the PLL obtains phase lock.			
SEL1, SEL0	51, 50	I	Output configuration select. SEL0 and SEL1 select the output configuration for each output bank (e.g., $1 \times$, $1/2 \times$, or $2 \times$) (see Tables 1 and 2).			
TEST	41	I	TEST is used to bypass the PLL circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be strapped to GND for normal operation.			
1Y1-1Y3 2Y1-2Y3 3Y1-3Y3	2, 5, 8 12, 15, 18 22, 25, 28	0	These outputs are configured by SEL1 and SEL0 to transmit one-half or one-fourth the frequency of the VCO. The relationship between the input clock frequency and the output frequency is dependent on SEL1 and SEL0 and the frequency of the output being fed back to FBIN. The duty cycle of the Y outputs is nominally 50% independent of the duty cycle of the input clock signals.			
4Y1 – 4Y3	32, 35, 38	0	These outputs transmit one-half the frequency of the VCO. The relationship between the input clock frequency and the output frequency is dependent on the frequency of the output being fed back to FBIN. The duty cycle of the Y outputs is nominally 50% independent of the duty cycle of CLKIN.			

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	\dots -0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	$-0.5\ V$ to 7 V
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)	\dots -0.5 V to 5.5 V
Current into any output in the low state, I _O	64 mA
Input clamp current, $I_{ K }(V_1 < 0)$	–20 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipationat $T_A = 55^{\circ}C$ (in still air) (see Note 2)	1.2 W
Storage temperature range, T _{stq}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.



Datasheet of CDC582PAH - IC 3.3V PLL CLOCK DRIVER 52-TQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

CDC582 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS

SCAS446B - JULY 1994 - REVISED FEBRUARY 1996

recommended operating conditions (see Note 3)

				MIN	MAX	UNIT	
Vcc	Supply voltage			3	3.6	V	
	IP-L II- III- III- II- II- II- II- II- II-	CLKIN, CLKIN		V _{CC} -1.025		.,	
VIH	High-level input voltage	Other inputs	2		V		
		CLKIN, CLKIN			V _{CC} -1.62	V	
V_{IL}	Low-level input voltage	Other inputs			8.0		
٧ _I	Input voltage		0	5.5	V		
lOH	High-level output current				-32	mA	
l _{OL}	Low-level output current			·	32	mA	
TA	Operating free-air temperature		_	0	70	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS			T _A = 25°C			
PARAMETER				MIN	MAX	UNIT	
VIK	$V_{CC} = 3 V$,	I _I = -18 mA			-1.2	V	
W.	$V_{CC} = MIN \text{ to } MAX^{\dagger},$	$_{OMAX}^{\dagger}$, $I_{OH} = -100 \mu A$		V _{CC} -0.2			
VOH	V _{CC} = 3 V,	I _{OH} = - 32 mA		2		V	
M -	V 0V	I _{OL} = 100 μA			0.2	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
V _{OL}	VCC = 3 V	I _{OL} = 32 mA			0.5	V	
,	$V_{CC} = 0$ or MAX † ,	$V_I = 3.6 \text{ V}$ $V_I = V_{CC} \text{ or GND}$			±10	μΑ	
lį	V _{CC} = 3.6 V,				±1		
1	V _{CC} = 3.6 V,	$I_{O} = 0$,	Outputs high		5	0	
lcc	$V_I = V_{CC}$ or GND		Outputs low		5	mA	
Ci	V _I = 3 V or 0				4	pF	
Co	V _O = 3 V or 0				8	pF	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



Datasheet of CDC582PAH - IC 3.3V PLL CLOCK DRIVER 52-TQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

CDC582 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS

SCAS446B - JULY 1994 - REVISED FEBRUARY 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
f _{clock}	Ob all free con-	VCO is operating at four times the CLKIN/CLKIN frequency		50	
	Clock frequency	VCO is operating at double the CLKIN/CLKIN frequency	50	100	MHz
	Input clock duty cycle		40%	60%	
Stabilization time [†]		After SEL1, SEL0		50	
	After OE↓		50	μs	
	After power up		50		

[†] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 15 \text{ pF}$ (see Note 4 and Figures 1, 2, and 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
Duty cycle		Υ	45%	55%	
f _{max}			100		MHz
Jitter(pk-pk)	CLKIN [↑]	Y↑		200	ps
^t phase error [‡]	CLKIN [↑]	Y↑	-500	500	ps
t _{sk(o)} ‡		Y		0.5	ns
t _{sk(pr)} ‡		Υ		1	ns
t _r				1.4	ns
tf				1.4	ns

[‡] The propagation delay, t_{phase error}, is dependent on the feedback path from any output to the FBIN. The t_{phase error}, t_{sk(o)}, and t_{sk(pr)} specifications are only valid for equal loading of all outputs.

NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. The outputs are measured one at a time with one transition per measurement.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.

Figure 1. Load Circuit and Voltage Waveforms



Datasheet of CDC582PAH - IC 3.3V PLL CLOCK DRIVER 52-TQFP


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

CDC582

3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS

SCAS446B - JULY 1994 - REVISED FEBRUARY 1996

PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output skew, $t_{Sk(0)}$, is calculated as the greater of:

- The difference between the fastest and slowest of $t_{phase\ error\ n}$ (n = 1, 2, . . . 6)
- The difference between the fastest and slowest of tphase error n (n = 7, 8, 9)
- B. Process skew, $t_{Sk(pr)}$, is calculated as the greater of:
 - The difference between the maximum and minimum tphase error n (n = 1, 2, ... 6) across multiple devices under identical operating conditions
 - The difference between the maximum and minimum t_{phase error n} (n = 7, 8, 9) across multiple devices under identical operating conditions

Figure 2. Skew Waveforms and Calculations






Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

CDC582 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS

SCAS446B - JULY 1994 - REVISED FEBRUARY 1996

PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output skew, $t_{Sk(0)}$, is calculated as the greater of:

- The difference between the fastest and slowest of tphase error n (n = 10, 11, . . . 15)
- B. Process skew, $t_{sk(pr)}$, is calculated as the greater of:
 - The difference between the maximum and minimum tphase error n (n = 10, 11, . . . 15) across multiple devices under identical operating conditions

Figure 3. Waveforms for Calculation of t_{sk(o)}





Datasheet of CDC582PAH - IC 3.3V PLL CLOCK DRIVER 52-TQFP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio Automotive Data Converters dataconverter.ti.com www.ti.com/automotive DI P® Products www.dlp.com Broadband www.ti.com/broadband DSP dsp.ti.com **Digital Control** www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface interface.ti.com www.ti.com/military Optical Networking Logic www.ti.com/opticalnetwork logic.ti.com Power Mgmt Security www.ti.com/security power.ti.com Microcontrollers Telephony www.ti.com/telephony microcontroller.ti.com RFID Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated