

## Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Texas Instruments](#)  
[SN74FB1650PCA](#)

For any questions, you can email us directly:


[sales@integrated-circuit.com](mailto:sales@integrated-circuit.com)

# 18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVER

SCBS178O – AUGUST 1992 – REVISED MARCH 2004

- Compatible With IEEE Std 1194.1-1991 (BTL)
- TTL A Port, Backplane Transceiver Logic (BTL)  $\bar{B}$  Port
- Open-Collector  $\bar{B}$ -Port Outputs Sink 100 mA
- BIAS  $V_{CC}$  Minimizes Signal Distortion During Live Insertion or Withdrawal
- High-Impedance State During Power Up and Power Down
- $\bar{B}$ -Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping to Aid in Line Termination

## PCA PACKAGE (TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**PRODUCTION DATA** information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2004 Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## SN74FB1650 18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVER

SCBS178O – AUGUST 1992 – REVISED MARCH 2004

### description/ordering information

The SN74FB1650 contains two 9-bit transceivers designed to translate signals between TTL and backplane transceiver-logic (BTL) environments. The device is designed specifically to be compatible with IEEE Std 1194.1-1991.

The  $\overline{B}$  port operates at BTL-signal levels. The open-collector  $\overline{B}$  ports are specified to sink 100 mA. Two output enables ( $OEB$  and  $\overline{OEB}$ ) are provided for the  $\overline{B}$  outputs. When  $OEB$  is low,  $\overline{OEB}$  is high, or  $V_{CC}$  is less than 2.1 V, the  $\overline{B}$  port is turned off.

The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the  $\overline{B}$  port when the A-port output enable ( $OEA$ ) is high. When  $OEA$  is low or when  $V_{CC}$  is less than 2.1 V, the A outputs are in the high-impedance state.

BIAS  $V_{CC}$  establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when  $V_{CC}$  is not connected.

BG  $V_{CC}$  and BG GND are the supply inputs for the bias generator.

### ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	TQFP – PCA	Tube	SN74FB1650PCA	FB1650

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

### Function Tables


#### TRANSCEIVER

INPUTS				FUNCTION
OEA	OEA	OEB	$\overline{OEB}$	
X	X	H	L	$\overline{A}$ data to B bus
L	H	X	X	$\overline{B}$ data to A bus
L	H	H	L	$\overline{A}$ data to B bus, $\overline{B}$ data to A bus
X	X	L	X	B-bus isolation
X	X	X	H	
H	X	X	X	A-bus isolation
X	L	X	X	

#### STORAGE MODE

INPUTS		FUNCTION
LE	CLK	
H	X	Transparent
L	↑	Store data
L	L	Storage

## functional block diagram



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

## SN74FB1650 18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVER

SCBS178O – AUGUST 1992 – REVISED MARCH 2004

### recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub> , BG V <sub>CC</sub> , BIAS V <sub>CC</sub>		Supply voltage	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage		–B port	1.62	2.3	V
	Except –B port		2			
V <sub>IL</sub>	Low-level input voltage		–B port	0.75	1.47	V
	Except –B port		0.8			
I <sub>IK</sub>	Input clamp current				–18	mA
I <sub>OH</sub>	High-level output current		A port		–3	mA
I <sub>OL</sub>	Low-level output current		A port		24	mA
	–B port		–B port		100	
T <sub>A</sub>	Operating free-air temperature		0	70	°C	

NOTE 2: To ensure proper device operation, all unused inputs must be terminated as follows: A and control inputs to V<sub>CC</sub>(5 V) or GND, and B inputs to GND only. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS	MIN	TYPT <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	–B port	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = –18 mA			–1.2	V
	Except –B port	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = –40 mA			–0.5	
V <sub>OH</sub>	AO port	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = –3 mA	2.5	3.3		V
V <sub>OL</sub>	AO port	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 24 mA		0.35	0.5	V
	–B port	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 80 mA	0.75	1.1	
			I <sub>OL</sub> = 100 mA		1.15	
I <sub>I</sub>	Except –B port	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V			50	µA
I <sub>IH</sub> <sup>‡</sup>	Except –B port	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V			50	µA
I <sub>IL</sub> <sup>‡</sup>	Except –B port	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.5 V			–50	µA
	–B port	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.75 V			–100	
I <sub>OZH</sub>	AO port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50	µA
I <sub>OZL</sub>	AO port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			–50	µA
I <sub>OZPU</sub>	AO port	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V			50	µA
I <sub>OZPD</sub>	AO port	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V			–50	µA
I <sub>OH</sub>	–B port	V <sub>CC</sub> = 0 to 5.5 V, V <sub>O</sub> = 2.1 V			100	µA
I <sub>OS</sub> <sup>§</sup>	A port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0		–30	–150	mA
I <sub>CC</sub>	A port to –B port	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0			100	mA
	–B port to A port				120	
C <sub>i</sub>	AI port	V <sub>I</sub> = V <sub>CC</sub> or GND			5.5	pF
	Control inputs				5.5	
C <sub>O</sub>	AO ports	V <sub>O</sub> = V <sub>CC</sub> or GND			5.5	pF
C <sub>io</sub>	–B port per IEEE Std 1194.1-1991	V <sub>CC</sub> = 0 to 5.5 V			5.5	pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74FB1650**  
**18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVER**

SCBS178O – AUGUST 1992 – REVISED MARCH 2004

**live-insertion specifications over recommended operating free-air temperature range**

PARAMETER		TEST CONDITIONS			MIN	MAX	UNIT
I <sub>CC</sub> (BIAS V <sub>CC</sub> )	V <sub>CC</sub> = 0 to 4.5 V	V <sub>B</sub> = 0 to 2 V, V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V			450	10	μA
	V <sub>CC</sub> = 4.5 V to 5.5 V				10		
V <sub>O</sub>	–B port	V <sub>CC</sub> = 0, V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 5 V			1.62	2.1	V
I <sub>O</sub>	–B port	V <sub>CC</sub> = 0, V <sub>B</sub> = 1 V, V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V			–1	100	μA
		V <sub>CC</sub> = 0 to 2.2 V, OEB = 0 to 5 V			100		
		V <sub>CC</sub> = 0 to 5.5 V, OEB = 0 to 0.8 V			1	mA	

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		MIN	MAX	UNIT
		MIN	MAX			
f <sub>clock</sub>	Clock frequency		150	150	150	MHz
t <sub>w</sub>	Pulse duration	CLK or LE	3.3	3.3	3.3	ns
t <sub>su</sub>	Setup time	Data before LE	4.8	4.8	4.9	ns
		Data before CLK↑	4.9	4.9		
t <sub>h</sub>	Hold time	Data after LE	1.8	1.8	1.1	ns
		Data after CLK↑	1.1	1.1		

## SN74FB1650 18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVER

SCBS178O – AUGUST 1992 – REVISED MARCH 2004

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			MIN	MAX	UNIT	
			MIN	TYP	MAX				
f <sub>max</sub>			150			150		MHz	
t <sub>PLH</sub>	AI	B̄	1.8	3.7	5.3	1.8	6.2	ns	
			2.9	4.4	6	2.9	7.2		
t <sub>PLH</sub>	LEAB	B̄	2.7	4.2	5.8	2.7	6.4	ns	
			3.5	5	6.5	3.5	7.3		
t <sub>PLH</sub>	CLKAB	B̄	2.3	3.9	5.5	2.3	6	ns	
			2.9	4.5	6.1	2.9	6.7		
t <sub>PLH</sub>	B̄	AO	3.5	5.9	7.9	3.5	8.6	ns	
			2.2	3.7	5.3	2.2	5.7		
t <sub>PLH</sub>	LEBA	AO	1.8	3.2	4.6	1.8	5.1	ns	
			1.7	3	4.4	1.7	4.7		
t <sub>PLH</sub>	CLKBA	AO	1.8	3.1	4.6	1.8	5.1	ns	
			1.7	3.1	4.6	1.7	4.9		
t <sub>PLH</sub>	OEB	B̄	2.7	4.6	6.4	2.7	6.7	ns	
			2.9	4.1	5.9	2.9	6.6		
t <sub>PLH</sub>	OEB̄	B̄	2.6	4.3	6.2	2.6	6.6	ns	
			3.4	4.6	6.4	3.4	7		
t <sub>PZH</sub>	OEA	AO	1.4	2.9	4.4	1.4	4.9	ns	
			1.4	2.6	4	1.4	4.6		
t <sub>PLZ</sub>	OEA	AO	1.7	3.4	5.1	1.7	5.8	ns	
			2.2	3.6	5	2.2	5.5		
t <sub>PZH</sub>	OEĀ	AO	1.7	3.3	4.7	1.7	5.5	ns	
			1.7	3.1	4.4	1.7	5.1		
t <sub>PLZ</sub>	OEĀ	AO	1.5	2.9	4.5	1.5	5.1	ns	
			2	3.1	4.6	2	4.8		
t <sub>sk(p)</sub> <sup>†</sup>	Pulse skew, AI to B̄ or B̄ to AO		1					ns	
t <sub>sk(o)</sub> <sup>†</sup>	Output skew, AI to B̄ or B̄ to AO		0.5					ns	
t <sub>t</sub> Transition time	B̄ outputs (1.3 V to 1.8 V)		0.9	1.7	3.1	0.5	4.6	ns	
	AO outputs (10% to 90%)		0.5	2	3.6	0.4	4.2		
t <sub>(pr)</sub>	B̄-port input pulse rejection		1			1		ns	

<sup>†</sup> Skew values are applicable for through mode only.


**SN74FB1650**  
**18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVER**

SCBS178O – AUGUST 1992 – REVISED MARCH 2004


**PARAMETER MEASUREMENT INFORMATION**




LOAD CIRCUIT FOR A OUTPUTS




LOAD CIRCUIT FOR B OUTPUTS





VOLTAGE WAVEFORMS  
PULSE DURATION




VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES (A TO B)



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES (B TO A)



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES (A PORT)

NOTES:


- $C_L$  includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ ; BTL inputs: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
- The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

MHTQ003A – JANUARY 1995 – REVISED DECEMBER 1996

**PCA (S-PQFP-G100)**

**PLASTIC QUAD FLATPACK (DIE DOWN)**



NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Thermally enhanced molded plastic package with a heat slug (HSL)  
D. Falls within JEDEC MS-026

**IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated