# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN74LV05ADR

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>



Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com













SN74LV05A

SCLS391J-APRIL 1998-REVISED DECEMBER 2014

## SN74LV05A Hex Inverters With Open-Drain Outputs

#### **Features**

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)  $> 2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Support Mixed-Mode Voltage Operation on All
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2500-V Human-Body Model
  - 200-V Machine Model
  - 2000-V Charged-Device Model

## 2 Applications

- Electronic Points of Sale
- I/O Modules: Digital PLC/DCS Inputs
- Motor Drives and Controls
- Servers
- **Network Switches**
- Tests and Measurements

### 3 Description

The SN74LV05A device contains six independent inverters designed for 2-V to 5.5-V V<sub>CC</sub> operation.

This device performs the Boolean function  $Y = \overline{A}$ .

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TVSOP (14)	3.60 mm x 4.40 mm
	SOIC (14)	8.65 mm × 3.91 mm
SN74LV05A	SOP (14)	10.30 mm x 5.30 mm
	SSOP (14)	6.20 mm x 5.30 mm
	TSSOP (14)	5.00 mm x 4.40 mm

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic





Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74LV05A

SCLS391J-APRIL 1998-REVISED DECEMBER 2014

www.ti.com

### **Table of Contents**

1	Features 1	9	Detailed Description	
2	Applications 1		9.1 Overview	
3	Description 1		9.2 Functional Block Diagram	
4	Simplified Schematic 1		9.3 Feature Description	
5	Revision History2		9.4 Device Functional Modes	
6	Pin Configuration and Functions	10	Application and Implementation	
7	Specifications4		10.1 Application Information	
	7.1 Absolute Maximum Ratings 4		10.2 Typical Application	
	7.2 ESD Ratings	11	Power Supply Recommendations	10
	7.3 Recommended Operating Conditions	12	Layout	1°
	7.4 Thermal Information		12.1 Layout Guidelines	1º
	7.5 Electrical Characteristics		12.2 Layout Example	1º
	7.6 Switching Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V 6	13	Device and Documentation Support	1°
	7.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$		13.1 Related Links	1º
	7.8 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V 6		13.2 Trademarks	1º
	7.9 Noise Characteristics		13.3 Electrostatic Discharge Caution	1 <sup>1</sup>
	7.10 Operating Characteristics		13.4 Glossary	1º
	7.11 Typical Characteristics	14	Mechanical, Packaging, and Orderable	
8	Parameter Measurement Information 7		Information	1

## 5 Revision History

#### Changes from Revision I (April 2005) to Revision J

Page

•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	. 1
•	Deleted Ordering Information table.	1
•	MAX operating temperature to 125°C in Recommended Operating Conditions table	5

Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




www.ti.com

SN74LV05A

SCLS391J - APRIL 1998 - REVISED DECEMBER 2014

## 6 Pin Configuration and Functions

SN74LV05A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



#### **Pin Functions**

	PIN	TVDE	DECORIDATION
NO.	NAME	TYPE	DESCRIPTION
1	1A	1	1A Input
2	1Y	0	1Y Output
3	2A	1	2A Input
4	2Y	0	2Y Output
5	3A	1	3A Input
6	3Y	0	3Y Output
7	GND	_	Ground Pin
8	4Y	0	4Y Output
9	4A	1	4A Input
10	5Y	0	5Y Output
11	5A	1	5A Input
12	6Y	0	6Y Output
13	6A	1	6A Input
14	V <sub>CC</sub>	_	Power Pin



Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74LV05A

SCLS391J-APRIL 1998-REVISED DECEMBER 2014

www.ti.com

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	7	V
V <sub>I</sub>	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the high-impe	edance or power-off state (2)	-0.5	7	V
Vo	Output voltage range <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current $V_I < 0$			-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND		±50	mA	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	2000	V

Product Folder Links: SN74LV05A

Submit Documentation Feedback

Copyright © 1998–2014, Texas Instruments Incorporated

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 5.5-V maximum.

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

www.ti.com

## **Distributor of Texas Instruments: Excellent Integrated System Limited**

Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74LV05A

SCLS391J-APRIL 1998-REVISED DECEMBER 2014

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT		
V <sub>CC</sub>	Supply voltage		2	5.5	V		
		V <sub>CC</sub> = 2 V	1.5				
.,	High lavelingstrates	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		V		
V <sub>CC</sub> V <sub>IH</sub> V <sub>I</sub> V <sub>O</sub> I <sub>OL</sub>	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V		
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$				
		V <sub>CC</sub> = 2 V		0.5			
	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		$V_{CC} \times 0.3$			
VIL		V <sub>CC</sub> = 3 V to 3.6 V		$V_{CC} \times 0.3$	V		
		V <sub>CC</sub> = 4.5 V to 5.5 V		$V_{CC} \times 0.3$			
VI	Input voltage		0	5.5	V		
Vo	Output voltage		0	5.5	V		
V <sub>IL</sub> V <sub>I</sub> V <sub>O</sub> I <sub>OL</sub>		V <sub>CC</sub> = 2 V		50	μΑ		
	Lour lovel output ourrent	V <sub>CC</sub> = 2.3 V to 2.7 V		2			
IOL	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		6	mA		
		V <sub>CC</sub> = 4.5 V to 5.5 V		12			
		V <sub>CC</sub> = 2.3 V to 2.7 V		200			
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100	ns/V		
		V <sub>CC</sub> = 4.5 V to 5.5 V		20			
T <sub>A</sub>	Operating free-air temperature		-40	125	°C		

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).

#### 7.4 Thermal Information

		SN74LV05A							
THERMAL METRIC <sup>(1)</sup>		D	DB	DGV	NS	PW	UNIT		
		14 PINS							
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94.9	107.4	130.4	91.4	122.6			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56.3	59.9	53.4	49.0	51.3			
$R_{\theta JB}$	Junction-to-board thermal resistance	49.2	54.7	63.5	50.2	64.4	°C/W		
$\Psi_{JT}$	Junction-to-top characterization parameter	20.7	21.0	7.3	15.3	6.8			
$\Psi_{JB}$	Junction-to-board characterization parameter	48.9	51.2	62.8	49.8	63.8			

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

## 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v	T	λ = 25°C		−40°C to	85°C	-40°C to 125	°C	UNIT
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1		0.1		0.1	
V <sub>OL</sub>	$I_{OL} = 2 \text{ mA}$	2.3 V			0.4		0.4		0.4	V
	$I_{OL} = 6 \text{ mA}$	3 V			0.44		0.44		0.44	
	I <sub>OL</sub> = 12 mA	4.5 V			0.55		0.55		0.6	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±1		±1		±1	μΑ
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5			20		20		20	μΑ
I <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 V	0			5		5		5	μΑ
C <sub>i</sub>	$V_I = V_{CC}$ or GND	3.3 V		2.5						pF



Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74LV05A

SCLS391J-APRIL 1998-REVISED DECEMBER 2014

www.ti.com

### 7.6 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD	T,	<sub>A</sub> = 25°(	;	-40°C to	O°28 o	−40°C to	125°C	UNIT			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII			
t <sub>PLH</sub>	A	V	C. – 15 pF		3.6 <sup>(1)</sup>	10.4 <sup>(1)</sup>	1	13	1	13.5				
t <sub>PHL</sub>		Y	ĭ	Y	ĭ	$C_L = 15 \text{ pr}$	$C_L = 15 pF$		5.8 <sup>(1)</sup>	12.2 <sup>(1)</sup>	1	15	1	16.5
t <sub>PLH</sub>	۸	V	C _ 50 pE		6.1	15.2	1	18	1	18.5	200			
t <sub>PHL</sub>	Α	Y	ĭ C	$C_L = 50 \text{ pF}$		8.1	16.6	1	19.5	1	21	ns		

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## 7.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

		1 0		0 1			, ,		,			
	PARAMETER	FROM	то	LOAD	T,	4 = 25°C	;	-40°C to	85°C	-40°C to	125°C	UNIT
		(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	t <sub>PLH</sub>	۸	V	C 45 pF		2.9 <sup>(1)</sup>	7.1 <sup>(1)</sup>	1	8.5	1	9	
	t <sub>PHL</sub>	A	Y	$C_L = 15 pF$		4 <sup>(1)</sup>	7.1 <sup>(1)</sup>	1	8.5	1	9.5	ns
	t <sub>PLH</sub>	۸	V	V 0 50 - F		4.7	10.6	1	12	1	12.5	
	t <sub>PHL</sub>	Α	r	$C_L = 50 \text{ pF}$		5.8	10.6	1	12	1	13	ns

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## 7.8 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD	T,	<sub>A</sub> = 25°C	;	-40°C to	85°C	-40°C to	125°C	UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	Δ.	Y	C <sub>L</sub> = 15 pF		2.2 <sup>(1)</sup>	5.5 <sup>(1)</sup>	1	6.5	1	7	
t <sub>PHL</sub>	А			$C_L = 15 \text{ pr}$		2.9 <sup>(1)</sup>	5.5 <sup>(1)</sup>	1	6.5	1	7.5
t <sub>PLH</sub>	^	V	C _ 50 pE		3.4	7.5	1	8.5	1	9	no
t <sub>PHL</sub>	А	I	$C_L = 50 \text{ pF}$		4.2	7.5	1	8.5	1	9.5	ns

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

### 7.9 Noise Characteristics(1)

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER			SN74LV05A			
	PARAMETER	MIN	TYP	MAX	UNIT		
$V_{OL(P)}$	Quiet output, maximum dynamic V <sub>OL</sub>		0.55	8.0	V		
$V_{OL(V)}$	Quiet output, minimum dynamic V <sub>OL</sub>		-0.04	-0.8	V		
$V_{OH(V)}$	Quiet output, minimum dynamic V <sub>OH</sub>		3.12		V		
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V		
$V_{IL(D)}$	Low-level dynamic input voltage			0.97	V		

<sup>(1)</sup> Characteristics are for surface-mount packages only.

### 7.10 Operating Characteristics

 $T_{\Lambda} = 25^{\circ}C$ 

	PARAMETER	TEST C	TEST CONDITIONS			UNIT
	Dower discipation conscitones	C	f 40 MH-	3.3 V	2.5	~F
C <sub>pd</sub>	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 10 MHz	5 V	3	рг

www.ti.com

## **Distributor of Texas Instruments: Excellent Integrated System Limited**

Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




SN74LV05A

SCLS391J-APRIL 1998-REVISED DECEMBER 2014

## 7.11 Typical Characteristics



#### 8 Parameter Measurement Information



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns.  $t_f \leq 3$  ns.
- C. The outputs are measured one at a time, with one input transition per measurement.

Figure 3. Load Circuit and Voltage Waveforms

Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74LV05A

SCLS391J-APRIL 1998-REVISED DECEMBER 2014

www.ti.com

### 9 Detailed Description

#### 9.1 Overview

The SN74LV05A device contains six independent inverters designed for 2-V to 5.5-V V<sub>CC</sub> operation.

This device performs the Boolean function  $Y = \overline{A}$ .

The open-drain outputs require pull-up resistors to perform correctly and can be connected to other open-drain outputs to implement active-low, wired-OR or active-high wired-AND functions.

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### 9.2 Functional Block Diagram



Figure 4. Logic Diagram (Positive Logic)

## 9.3 Feature Description

- Wide operating voltage range
  - Operates from 2 V to 5.5 V
- · Allows down-voltage translation
  - Inputs accept voltages to 5.5 V
- I<sub>off</sub> feature
  - Allows voltages on the inputs and outputs when V<sub>CC</sub> is 0 V

#### 9.4 Device Functional Modes

Table 1. Function Table (Each Inverter)

INPUT A	OUTPUT Y
Н	L
L	Н

Product Folder Links: SN74LV05A

Submit Documentation Feedback

Copyright © 1998–2014, Texas Instruments Incorporated

Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74LV05A

SCLS391J-APRIL 1998-REVISED DECEMBER 2014

#### www.ti.com

## 10 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

SN74LV05A is a low-drive, open-drain CMOS device that can be used for a multitude of buffer type functions. The inputs are 5.5-V tolerant and the outputs are open-drain and 5.5-V tolerant, allowing it to translate up to 5.5 V or down to any other voltage between GND and 5.5 V.

#### 10.2 Typical Application




Figure 5. Typical Application Schematic

## 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the *Recommended Operating Conditions* table.
  - For specified High and low levels, see V<sub>IH</sub> and V<sub>II</sub> in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{\rm CC}$ .
- 2. Recommend Output Conditions

Copyright © 1998-2014, Texas Instruments Incorporated

Load currents should not exceed 35 mA per output and 50 mA total for the part.

Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




#### SN74LV05A

SCLS391J-APRIL 1998-REVISED DECEMBER 2014

www.ti.com

## **Typical Application (continued)**

#### 10.2.3 Application Curves



### 11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu F$  is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu F$  or 0.022  $\mu F$  is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu F$  and 1  $\mu F$  are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

Submit Documentation Feedback

Copyright © 1998–2014, Texas Instruments Incorporated

Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74LV05A

SCLS391J-APRIL 1998-REVISED DECEMBER 2014

www.ti.com

### 12 Layout

#### 12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver.

### 12.2 Layout Example




Figure 7. Layout Diagram

## 13 Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PARTS PRODUCT FOLDER		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74LV05A	Click here	Click here	Click here	Click here	Click here	

### 13.2 Trademarks

All trademarks are the property of their respective owners.

#### 13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

20-Nov-2014

#### **PACKAGING INFORMATION**

Lead/Ball Finish Orderable Device Status Package Type Package Pins Package Eco Plan MSL Peak Temp Op Temp (°C) **Device Marking** Samples Qty Drawing (1) (2) (6) (3) (4/5)SN74LV05AD ACTIVE SOIC CU NIPDAU Level-1-260C-UNLIM LV05A 14 Green (RoHS D 50 -40 to 125 Samples & no Sb/Br) CU NIPDAU SN74LV05ADG4 **ACTIVE** SOIC D 14 50 Green (RoHS Level-1-260C-UNLIM LV05A -40 to 125 Samples & no Sb/Br) SN74LV05ADGVR ACTIVE TVSOP DGV 14 2000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 LV05A Samples & no Sb/Br) SN74LV05ADR ACTIVE SOIC D 14 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 LV05A 2500 Samples & no Sb/Br) SN74LV05ADRG4 ACTIVE SOIC D 14 CU NIPDAU Level-1-260C-UNLIM Green (RoHS LV05A Samples & no Sb/Br) SN74LV05ANSR ACTIVE so NS 14 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 74LV05A 2000 Samples & no Sb/Br) SN74LV05APW ACTIVE TSSOP PW Green (RoHS CU NIPDAU Level-1-260C-UNLIM LV05A 14 90 -40 to 125 Samples & no Sb/Br) SN74LV05APWR **ACTIVE** TSSOP PW 14 2000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 LV05A Samples & no Sb/Br) SN74LV05APWRG4 ACTIVE TSSOP PW 14 2000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 LV05A Samples & no Sb/Br) SN74LV05APWT ACTIVE TSSOP PW 14 250 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 I V05A Samples & no Sb/Br)

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chips solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

Addendum-Page 1



Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 20-Nov-2014

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




## PACKAGE MATERIALS INFORMATION

www.ti.com 13-Dec-2013


#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV05ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV05ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV05ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV05APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV05APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1


Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 13-Dec-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV05ADGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74LV05ADR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LV05ANSR	SO	NS	14	2000	367.0	367.0	38.0
SN74LV05APWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LV05APWT	TSSOP	PW	14	250	367.0	367.0	35.0



Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


## MECHANICAL DATA

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

## PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153

14/16/20/56 Pins - MO-194






## **MECHANICAL DATA**

## D (R-PDS0-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.








### LAND PATTERN DATA

## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






## **MECHANICAL DATA**

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153








### LAND PATTERN DATA

## PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





Datasheet of SN74LV05ADR - IC HEX INVERT W/OD 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy www.ti.com/clocks Industrial www.ti.com/industrial

 Clocks and Timers
 www.ti.com/clocks
 Industrial
 www.ti.com/industrial

 Interface
 interface.ti.com
 Medical
 www.ti.com/medical

 Logic
 logic.ti.com
 Security
 www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

**Products** 

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated