## **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
SN74LV20AD

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>



Datasheet of SN74LV20AD - IC GATE NAND 2CH 4-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN54LV20A, SN74LV20A DUAL 4-INPUT POSITIVE-NAND GATE

SCES339E - SEPTEMBER 2000 - REVISED APRIL 2005

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 6 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)


#### description/ordering information

These dual 4-input positive-NAND gates are designed for 2-V to 5.5-V V<sub>CC</sub> operation.


The <u>'LV20A</u> devices perform the Boolean function  $Y = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}$  or  $Y = \overline{A} + \overline{B} + \overline{C} + \overline{D}$  in positive logic.

These devices are fully specified for partial-power-down applications using  $I_{\rm off}$ . The  $I_{\rm off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

#### SN54LV20A . . . J OR W PACKAGE SN74LV20A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



## SN54LV20A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### **ORDERING INFORMATION**

TA	PACKA	GEŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	0010 0	Tube of 50	SN74LV20AD	11/004
	SOIC – D	Reel of 2500	SN74LV20ADR	LV20A
	SOP – NS	Reel of 2000	SN74LV20ANSR	74LV20A
4000 4- 0500	SSOP – DB Reel of 2000 SN74LV20ADBR			LV20A
-40°C to 85°C		Tube of 90	SN74LV20APW	
	TSSOP – PW	Reel of 2000	SN74LV20APWR	LV20A
		Reel of 250	SN74LV20APWT	
	TVSOP – DGV	Reel of 2000	SN74LV20ADGVR	LV20A
	CDIP – J	Tube of 25	SNJ54LV20AJ	SNJ54LV20AJ
−55°C to 125°C	CFP – W	Tube of 150	SNJ54LV20AW	SNJ54LV20AW
	LCCC - FK	Tube of 55	SNJ54LV20AFK	SNJ54LV20AFK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



1



Datasheet of SN74LV20AD - IC GATE NAND 2CH 4-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


## SN54LV20A, SN74LV20A DUAL 4-INPUT POSITIVE-NAND GATE

SCES339E - SEPTEMBER 2000 - REVISED APRIL 2005

## FUNCTION TABLE (each gate)

	INP	UTS		OUTPUT
Α	В	С	D	Υ
Н	Н	Н	Н	L
L	Χ	Χ	Χ	Н
Χ	L	Χ	Χ	Н
Χ	Χ	L	Χ	Н
Χ	Χ	Χ	L	Н

#### logic diagram (positive logic)





Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	state, V <sub>O</sub> (see Notes 1 and 2) ate, V <sub>O</sub> (see Note 1)	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Storage temperature range, T <sub>stg</sub>		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 5.5 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



Datasheet of SN74LV20AD - IC GATE NAND 2CH 4-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN54LV20A, SN74LV20A DUAL 4-INPUT POSITIVE-NAND GATE

SCES339E - SEPTEMBER 2000 - REVISED APRIL 2005

### recommended operating conditions (see Note 4)

			SN54L	V20A	SN74L	V20A		
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		2	5.5	2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5		1.5			
.,	High level in a trade of	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$	,	V	
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$	,	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$	,		
		V <sub>CC</sub> = 2 V		0.5		0.5		
V	Low lovel input veltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V	CC×0.3	\	/ <sub>CC</sub> × 0.3	V	
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	V	$CC \times 0.3$	\	/ <sub>CC</sub> × 0.3	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V <sub>CC</sub> × 0.3		\	/ <sub>CC</sub> × 0.3		
٧ı	Input voltage		0,0	5.5	0	5.5	V	
٧o	Output voltage		0	VCC	0	VCC	V	
		V <sub>CC</sub> = 2 V	N. C.	-50		-50	μΑ	
la	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2		-2		
ЮН	nign-ievei output current	$V_{CC} = 3 V \text{ to } 3.6 V$		-6		-6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	l	
		$V_{CC} = 2 V$		50		50	μΑ	
la.	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2		
lOL	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6		6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200		
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100		100	ns/V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		20		
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SN54LV20A	SN74LV20A		
PARAMETER	TEST CONDITIONS	VCC	MIN TYP MAX	MIN TYP MAX	UNIT	
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1	V <sub>CC</sub> -0.1		
	$I_{OH} = -2 \text{ mA}$	2.3 V	2	2	V	
VOH	$I_{OH} = -6 \text{ mA}$	3 V	2.48	2.48	V	
	I <sub>OH</sub> = -12 mA	4.5 V	3.8	3.8		
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V	0.1	0.1		
	I <sub>OL</sub> = 2 mA	2.3 V	0.4	0.4	V	
VOL	I <sub>OL</sub> = 6 mA	3 V	0.44	0.44	V	
	I <sub>OL</sub> = 12 mA	4.5 V	0.55	0.55		
lį	$V_I = 5.5 \text{ V or GND}$	0 to 5.5 V	±1	±1	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20	20	μΑ	
loff	$V_I$ or $V_O = 0$ to 5.5 $V$	0	5	5	μΑ	
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	1.9	1.9	pF	



Datasheet of SN74LV20AD - IC GATE NAND 2CH 4-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN54LV20A, SN74LV20A DUAL 4-INPUT POSITIVE-NAND GATE

SCES339E - SEPTEMBER 2000 - REVISED APRIL 2005

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T <sub>A</sub> = 25°C			SN54LV20A	SN74L		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT
<sup>t</sup> pd	A, B, C, or D	Υ	C <sub>L</sub> = 15 pF		6.8*	11.6*	1* 13.5*	1	13.5	ns
t <sub>pd</sub>	A, B, C, or D	Υ	C <sub>L</sub> = 50 pF		9.2	15.3	1 18.5	1	18.5	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	T <sub>A</sub> = 25°C			SN54LV20A	SN74LV20A		LINUT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT	
t <sub>pd</sub>	A, B, C, or D	Υ	C <sub>L</sub> = 15 pF		4.9*	6.6*	1* 8*	1	8	ns	
t <sub>pd</sub>	A, B, C, or D	Υ	C <sub>L</sub> = 50 pF		6.5	10.1	1 11.5	1	11.5	ns	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	T <sub>A</sub> = 25°C			SN54LV20A	SN74LV20A		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT
t <sub>pd</sub>	A, B, C, or D	Y	C <sub>L</sub> = 15 pF		3.7*	5*	13 6*	1	6	ns
t <sub>pd</sub>	A, B, C, or D	Y	C <sub>L</sub> = 50 pF		4.8	7	1 8	1	8	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

#### noise characteristics, $V_{CC} = 3.3 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ (see Note 5)

	DADAMETED	SN	Α		
	PARAMETER	MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V <sub>OL</sub>		0.2	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		0	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		3.2		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.

#### operating characteristics, T<sub>A</sub> = 25°C

	PARAMETER	TEST CO	NDITIONS	VCC	TYP	UNIT
<u> </u>	Dougs dissipation conscitance	C 50 pE	f = 10 MHz	3.3 V	20.5	n.E
Cpd	Power dissipation capacitance	$C_L = 50 \text{ pF},$	I = 10 IVIM2	5 V	23.9	p⊦


Datasheet of SN74LV20AD - IC GATE NAND 2CH 4-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN54LV20A, SN74LV20A DUAL 4-INPUT POSITIVE-NAND GATE

SCES339E - SEPTEMBER 2000 - REVISED APRIL 2005

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

**Figure 1. Load Circuit and Voltage Waveforms** 





Datasheet of SN74LV20AD - IC GATE NAND 2CH 4-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LV20AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples
SN74LV20ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples
SN74LV20ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples
SN74LV20ADGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples
SN74LV20ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples
SN74LV20ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples
SN74LV20ANSR	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV20A	Samples
SN74LV20APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples
SN74LV20APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples
SN74LV20APWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): This terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flieber between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS Compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight



#### **Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of SN74LV20AD - IC GATE NAND 2CH 4-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the Tl part(s) at issue in this document sold by Tl to Customer on an annual basis.

Datasheet of SN74LV20AD - IC GATE NAND 2CH 4-INP 14-SOIC


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




### PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013


#### TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
Ī	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV20ADBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LV20ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV20ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV20ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV20APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1


Datasheet of SN74LV20AD - IC GATE NAND 2CH 4-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV20ADBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74LV20ADGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74LV20ADR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LV20ANSR	SO	NS	14	2000	367.0	367.0	38.0
SN74LV20APWR	TSSOP	PW	14	2000	367.0	367.0	35.0



Datasheet of SN74LV20AD - IC GATE NAND 2CH 4-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


#### **MECHANICAL DATA**

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153

14/16/20/56 Pins - MO-194






### **MECHANICAL DATA**

## D (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.








#### LAND PATTERN DATA

## D (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






### **MECHANICAL DATA**

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153








#### **LAND PATTERN DATA**

## PW (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




Datasheet of SN74LV20AD - IC GATE NAND 2CH 4-INP 14-SOIC

#### **MECHANICAL DATA**

#### NS (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





Datasheet of SN74LV20AD - IC GATE NAND 2CH 4-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


#### **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

4040065 /E 12/01



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150





Datasheet of SN74LV20AD - IC GATE NAND 2CH 4-INP 14-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense

Security

www.ti.com/security

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

**Products** 

Logic

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

logic.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated