

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN74AHCT367DGVR

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>

Distributor of Texas Instruments: Excellent Integrated System Limited

Datasheet of SN74AHCT367DGVR - IC BUFF/DVR TRI-ST HEX 16TVSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



Product Folder Buy

Sample &

Technical Documents

Texas INSTRUMENTS

SN74AHCT367

SCLS418H-JUNE 1998-REVISED DECEMBER 2014

SN74AHCT367 Hex Buffer and Line Driver with 3-State Output


1 Features


- Inputs are TTL-Voltage Compatible
- **True Outputs**
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model
 - 200-V Machine Model
 - 2000-V Charged-Device Model

Applications 2

- **Telecom Infrastructure**
- TVs
- Set Top Boxes
- **Network Switches**
- Wireless Infrastructure
- **Electronic Points of Sale**

Simplified Schematic 4





3 Description

🧷 Tools &

Software

The SN74AHCT367 device is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

Support &

Community

Device Information ⁽¹	Device	Inform	nation ⁽¹	I)
----------------------------------	--------	--------	----------------------	----

L	evice informatio	n. ,
PART NUMBER	PACKAGE	BODY SIZE (NOM)
	PDIP (16)	19.30 mm x 6.35 mm
SN74AHCT367	SSOP (16)	6.50 mm x 5.30 mm
	TSSOP (16)	5.00 mm x 4.40 mm
	SOP (16)	10.20 mm x 5.30 mm
	SOIC (16)	9.00 mm x 3.90 mm

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.





SN74AHCT367

SCLS418H-JUNE 1998-REVISED DECEMBER 2014

Table of Contents

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription 1
4	Sim	plified Schematic1
5	Rev	ision History 2
6	Pin	Configuration and Functions
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 5
	7.5	Electrical Characteristics 5
	7.6	Switching Characteristics 5
	7.7	Noise Characteristics 6
	7.8	Operating Characteristics 6
	7.9	Typical Characteristics 6
8	Para	ameter Measurement Information7
9	Deta	ailed Description8

5 Revision History

Changes from Revision G (Ju

	Information	11
uly 2003) to Revision H		Page
e Information table, Pin Functions table,	ESD Ratings table, Thermal Information table,	

14

,	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation	
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	
	Mechanical, Packaging, and Orderable Information section.	. 1
,	Deleted Ordering Information table.	. 1
,	MAX operating temperature to 125°C in Recommended Operating Conditions table.	. 4



11 Power Supply Recommendations 10 12 Layout..... 11 12.1 Layout Guidelines 11 12.2 Layout Example 11 13 Device and Documentation Support 11 13.1 Related Links 11 13.2 Trademarks 11 13.3 Electrostatic Discharge Caution 11 13.4 Glossary 11

Mechanical, Packaging, and Orderable

www.ti.com



www.ti.com

SN74AHCT367

SCLS418H-JUNE 1998-REVISED DECEMBER 2014

6 Pin Configuration and Functions

SN74AHCT367 D, DB, DGV, OR PW PACKAGE (TOP VIEW)							
1OE 1 16 V _{CC} 1A1 2 15 2OE 1Y1 3 14 2A2 1A2 4 13 2Y2 1Y2 5 12 2A1 1A3 6 11 2Y1 1Y3 7 10 1A4 GND 8 9 1Y4							

Pin Functions

PIN		TYPE	DESCRIPTION			
NO.	NAME	TYPE	DESCRIPTION			
1	1 0E	I	Output Enable 1			
2	1A1	Ι	1A1 Input			
3	1Y1	0	1Y1 Output			
4	1A2	Ι	1A2 Input			
5	1Y2	0	1Y2 Output			
6	1A3	Ι	1A3 Input			
7	1Y3	0	1Y3 Output			
8	GND	_	Ground Pin			
9	1Y4	0	1Y4 Output			
10	1A4	Ι	1A4 Input			
11	2Y1	0	2Y1 Output			
12	2A1	I	2A1 Input			
13	2Y2	0	2Y2 Output			
14	2A2	I	2A2 Input			
15	2 <mark>0E</mark>	I	Output Enable 2			
16	V _{CC}	—	Power Pin			

Copyright © 1998–2014, Texas Instruments Incorporated

3



SN74AHCT367

SCLS418H-JUNE 1998-REVISED DECEMBER 2014

Texas Instruments

www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
Ι _{ΟΚ}	Output clamp current	$V_O < 0 \text{ or } V_O > V_{CC}$		±20	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous current through V_{CC} or GN	D		±75	mA
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins^{(2)}}$	2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		SN74AHC	F367	
		MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	V
V _{IH}	High-level input voltage	2		V
VIL	Low-level Input voltage		0.8	V
VI	Input voltage	0	5.5	V
Vo	Output voltage	0	V_{CC}	V
I _{OH}	High-level output current		-8	mA
I _{OL}	Low-level output current		8	mA
Δt/Δv	Input transition rise or fall rate		20	ns/V
T _A	Operating free-air temperature	-40	125	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).



www.ti.com

SN74AHCT367

SCLS418H-JUNE 1998-REVISED DECEMBER 2014

7.4 Thermal Information

			SN74A	HCT367		
	THERMAL METRIC ⁽¹⁾	D	DB	DGV	PW	UNIT
			16 I	PINS		-
R _{θJA}	Junction-to-ambient thermal resistance	85.1	103.9	124.5	111.5	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	46.5	54.3	49.8	46.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	42.6	54.6	56.2	56.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	13.2	14.3	5.8	5.8	-
Ψ _{JB}	Junction-to-board characterization parameter	42.4	54.0	55.7	56.0	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	v	T _A = 25°C		–40°C to 85°C		–40°C to 125°C			
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
V _{OH}	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		v
N	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
V _{OL}	I _{OH} = 8 mA	4.5 V			0.36		0.44		0.44	v
I,	$V_1 = 5.5 \text{ V or GND}$	0 V to 5.5 V			±0.1 ⁽¹⁾		±1 ⁽¹⁾		±1	μΑ
I _{oz}	$V_{O} = V_{CC}$ or GND $V_{I} (\overline{OE}) = V_{IL}$ or V_{IH}	5.5 V			±0.25		±2.5		±2.5	μΑ
Icc	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40		40	μA
$\Delta I_{CC}^{(2)}$	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V			1.35		1.5		1.5	mA
Ci	$V_1 = V_{CC}$ or GND	5 V		2.5	10		10		10	pF
Co	$V_0 = V_{CC}$ or GND	5 V		5						pF

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.

(2) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

7.6 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM TO		TO LOAD		5°C	–40°C to	85°C	–40°C to [•]	125°C	UNIT
PARAMETER	(INPUT)	(OUTPUT) CAPACITANCE		ТҮР	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	•	Y	0 45 - 5	2.5 ⁽¹⁾	4.8 ⁽¹⁾	1	6.5	1	8.5	
t _{PHL}	A	ř	C _L = 15 pF	2.5 ⁽¹⁾	4.8 ⁽¹⁾	1	6.5	1	8.5	ns
t _{PZH}	OE	Y	C _ 15 pE	3.5 ⁽¹⁾	8 ⁽¹⁾	1	9.5	1	9	20
t _{PZL}	UE	ř	C _L = 15 pF	2.8 ⁽¹⁾	7 ⁽¹⁾	1	8.5 ⁽¹⁾	1	8	ns
t _{PHZ}	OE	V	Y C _L = 15 pF	3.1 ⁽¹⁾	8 ⁽¹⁾	1	9.5	1	9	ns
t _{PLZ}	0E	T		2.8 ⁽¹⁾	7 ⁽¹⁾	1	8.5	1	8	115
t _{PLH}	А	Y	C _ 50 pF	3.5	5.8	1	7.5	1	9.5	20
t _{PHL}	A	T	C _L = 50 pF	3.3	5.8	1	7.5	1	9.5	ns
t _{PZH}	OE	Y	C ₁ = 50 pF	4.5	9	1	10.5	1	10	20
t _{PZL}	UE	I	$O_L = 50 \text{ pr}$	3.7	8	1	9.5	1	9	ns
t _{PHZ}	OE	Y	C = 50 pE	4.1	9	1	10.5	1	10	20
t _{PLZ}	UE	T	C _L = 50 pF	3.6	8	1	9.5	1	9	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

5



SN74AHCT367

SCLS418H-JUNE 1998-REVISED DECEMBER 2014

Texas Instruments

www.ti.com

7.7 Noise Characteristics

 V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C $^{(1)}$

	PARAMETER	SN74	UNIT		
	PARAMETER	MIN	ТҮР	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.4		V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.4		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		4.7		V
V _{IH(D)}	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V

(1) Characteristics are for surface-mount packages only.

7.8 Operating Characteristics

 $V_{CC} = 5 V, T_A = 25^{\circ}C$

	PARAMETER	TEST C	CONDITIONS	ТҮР	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	22	pF

7.9 Typical Characteristics




Figure 1. TPD vs Temperature, 50 pF Load




www.ti.com

SN74AHCT367

SCLS418H-JUNE 1998-REVISED DECEMBER 2014

8 Parameter Measurement Information



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



SN74AHCT367

SCLS418H-JUNE 1998-REVISED DECEMBER 2014

Texas Instruments

www.ti.com

9 Detailed Description

9.1 Overview

The SN74AHCT367 device is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. This device is organized as a dual 4-line and 2-line buffer/driver with active-low output-enable (1OE and 2OE) inputs. When OE is low, the device passes noninverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

9.2 Functional Block Diagram




Figure 3. Logic Diagram (Positive Logic)

9.3 Feature Description

- V_{CC} is optimized at 5 V
- Allows up voltage translation from 3.3 V to 5 V
 Inputs Accept V_{IH} levels of 2 V
- Slow edge rates minimize output ringing
- Inputs are TTL-Voltage compatible

9.4 Device Functional Modes

Table 1. Function Table
(Each Buffer/Driver)

INP	UTS	OUTPUT
OE	А	Y
Н	Х	Z
L	Н	н
L	L	L



www.ti.com

SN74AHCT367

SCLS418H-JUNE 1998-REVISED DECEMBER 2014

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

SN74AHCT367 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8-V V_{IL} and 2-V V_{IH}. This feature makes it Ideal for translating up from 3.3 V to 5 V. Figure 5 shows this type of translation.

10.2 Typical Application




Figure 4. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the *Recommended Operating Conditions* table.
 - For specified High and low levels, see V_{IH} and V_{IL} in the *Recommended Operating Conditions* table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
- 2. Recommend Output Conditions
 - Load currents should not exceed 25 mA per output and 75 mA total for the part.
 - Outputs should not be pulled above V_{CC} .

9



SN74AHCT367


SCLS418H-JUNE 1998-REVISED DECEMBER 2014



www.ti.com

Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.



www.ti.com

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 6 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

12.2 Layout Example




Figure 6. Layout Diagram

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74AHCT367	Click here	Click here	Click here	Click here	Click here

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1998–2014, Texas Instruments Incorporated



9-Jan-2015

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74AHCT367D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT367	Samples
SN74AHCT367DBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB367	Samples
SN74AHCT367DBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB367	Samples
SN74AHCT367DGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB367	Samples
SN74AHCT367DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT367	Samples
SN74AHCT367PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB367	Samples
SN74AHCT367PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB367	Samples
SN74AHCT367PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB367	Samples

(1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. DECVICIENT Device have new received by the recommended by the r

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Addendum-Page 1



9-Jan-2015

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2



www.ti.com


Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74AHCT367DGVR - IC BUFF/DVR TRI-ST HEX 16TVSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


TEXAS INSTRUMENTS

PACKAGE MATERIALS INFORMATION


9-Sep-2014

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT367DBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74AHCT367DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHCT367DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHCT367PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1




www.ti.com

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74AHCT367DGVR - IC BUFF/DVR TRI-ST HEX 16TVSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

9-Sep-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT367DBR	SSOP	DB	16	2000	367.0	367.0	38.0
SN74AHCT367DGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
SN74AHCT367DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74AHCT367PWR	TSSOP	PW	16	2000	367.0	367.0	35.0




MECHANICAL DATA

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

PLASTIC SMALL-OUTLINE

DGV (R-PDSO-G**) 24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins - MO-153

14/16/20/56 Pins – MO-194






MECHANICAL DATA

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





LAND PATTERN DATA



All linear dimensions are in millimeters. Α.

- This drawing is subject to change without notice. B.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





PW (R-PDSO-G16)

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74AHCT367DGVR - IC BUFF/DVR TRI-ST HEX 16TVSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

MECHANICAL DATA

PLASTIC SMALL OUTLINE

0,30 0,65 ⊕ 0,10 ₪ 0,19 16 A A ΠĤ 0,15 NOM $\triangle \frac{4,50}{4,30}$ 6,60 6,20 Gage Plane 0 Н 0,25 8 0°-8° 5,10 0,75 0,50 4,90 ┢ \wedge Seating Plane 0,15 0,05 1,20 MAX 0,10 4040064-4/G 02/11

NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.
 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





LAND PATTERN DATA



- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE **28 PINS SHOWN** 0,38 0,65 \oplus 0,15 M 0,22 28 15 0,25 0,09 8,20 5,60 5,00 7,40 \bigcirc Gage Plane **0**,25 1 14 0 0,95 0,55 Seating Plane △ 0,10 2,00 MAX 0,05 MIN PINS ** 24 14 16 20 28 30 38 DIM 6,50 8,50 10,50 10,50 12,90 A MAX 6,50 7,50 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 4040065 /E 12/01

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated