

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74AHC16373DGGR</u>

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of SN74AHC16373DGGR - IC 16BIT TRANSP D LATCH 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS329G - MARCH 1996 - REVISED JANUARY 2000

Members of the Texas Instruments
<i>Widebus</i> ™ Family

- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

The 'AHC16373 devices are 16-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

#### SN54AHC16373 . . . WD PACKAGE SN74AHC16373 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

		1 1		1
10E	1	$\cup$	48	] 1LE
1Q1 [	2		47	] 1D1
1Q2 [	3		46	] 1D2
GND [	4		45	] GND
1Q3 [	5		44	] 1D3
1Q4 [	6		43	] 1D4
V <sub>CC</sub>	7		42	□ v <sub>cc</sub>
1Q5	8		41	D5
1Q6	9		40	D6
GND [	10		39	] GND
1Q7 [	11		38	] 1D7
1Q8 [	12		37	D8
2Q1 [	13		36	D 2D1
2Q2 [	14		35	2D2
GND [	15		34	] GND
2Q3 [	16		33	2D3
2Q4	17		32	2D4
V <sub>CC</sub>	18		31	□ v <sub>cc</sub>
2Q5			30	2D5
2Q6	20		29	2D6
GND [	21		28	] GND
2Q7	22		27	2D7
2Q8	23		26	2D8
20E	24		25	] 2LE

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AHC16373 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC16373 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




# SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS329G - MARCH 1996 - REVISED JANUARY 2000

# FUNCTION TABLE (each 8-bit latch)


	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	X	Χ	Z

### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)







Datasheet of SN74AHC16373DGGR - IC 16BIT TRANSP D LATCH 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS329G - MARCH 1996 - REVISED JANUARY 2000

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_{ C } < 0)$	–20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±20 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> )	±25 mA
Continuous current through each V <sub>CC</sub> or GND	±75 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	70°C/W
DGV package	58°C/W
DL package	63°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 3)

			SN54AHC16373		SN74AH0	16373	UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
VIH	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		
		V <sub>CC</sub> = 2 V		0.5		0.5	
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9		0.9	V
		V <sub>CC</sub> = 5.5 V		1,65		1.65	
٧ı	Input voltage	-	0	5.5	0	5.5	V
٧o	Output voltage		0,<	Vcc	0	VCC	V
		V <sub>CC</sub> = 2 V	(2)	-50		-50	μΑ
ІОН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	g	-4		-4	mA
		$V_{CC} = 5 V \pm 0.5 V$	200	-8		-8	IIIA
		V <sub>CC</sub> = 2 V		50		50	μΑ
lOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA
		$V_{CC} = 5 V \pm 0.5 V$		8		8	IIIA
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	ns/V
ΔυΔν	Input transition rise or fall rate $V_{CC} = 5 \text{ V} \pm 0$			20		20	115/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51.



Datasheet of SN74AHC16373DGGR - IC 16BIT TRANSP D LATCH 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS329G - MARCH 1996 - REVISED JANUARY 2000

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T,	4 = 25°C	;	SN54AH0	C16373	SN74AHC	16373	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9			1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9		
Voн		4.5 V	4.4			4.4		4.4		V
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8	N.	3.8		
		2 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1	Ġ	0.1		0.1	
VOL		4.5 V			0.1	6	0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36	20	0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36	<sup>2</sup> O	0.5		0.44	
lį	V <sub>I</sub> = V <sub>CC</sub> or GND	0 V to 5.5 V			±0.1	Y	±1*		±1	μΑ
loz	$V_O = V_{CC}$ or GND, $V_I = V_{IL}$ or $V_{IH}$	5.5 V			±0.25		±2.5		±2.5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2.5	10				10	pF
Co	$V_O = V_{CC}$ or GND	5 V		4						pF

 $<sup>^*</sup>$  On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0$  V.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

		$T_A = 1$	25°C SN54AHC16373		SN74AHC	UNIT		
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LE high	5		5	10.01	5		ns
t <sub>su</sub>	Setup time, data before LE↓	4		4	II.	4		ns
th	Hold time, data after LE↓	1		<b>Q</b> 1		1		ns

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C		= 25°C SN54AHC16373		SN74AHC	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LE high	5		5	10.71	5		ns
t <sub>su</sub>	Setup time, data before LE↓	4		4	UL	4		ns
t <sub>h</sub>	Hold time, data after LE↓	1		ংগ		1		ns





Datasheet of SN74AHC16373DGGR - IC 16BIT TRANSP D LATCH 48-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES **WITH 3-STATE OUTPUTS**

SCLS329G - MARCH 1996 - REVISED JANUARY 2000

#### switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	TA	= 25°C	;	SN54AHC	16373	SN74AHC	16373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>PLH</sub>	D	Q	C <sub>I</sub> = 15 pF		7.3*	13*	1*	15*	1	15	ns
t <sub>PHL</sub>	D	Q	CL = 15 pr		7.3*	13*	1*	15*	1	15	115
t <sub>PLH</sub>	LE	Q	C <sub>I</sub> = 15 pF		7*	13*	1*	15*	1	15	ns
t <sub>PHL</sub>		ď	CL = 13 pi		7*	13*	1**	15*	1	15	115
<sup>t</sup> PZH	ŌĒ	Q	C <sub>I</sub> = 15 pF		7.3*	13*	1*	15*	1	15	ns
t <sub>PZL</sub>	OE	Q	CL = 15 pr		7.3*	13*	1*	15*	1	15	115
<sup>t</sup> PHZ	-	Q	C <sub>I</sub> = 15 pF		10*	14*	1*	16*	1	16	ns
t <sub>PLZ</sub>	ŌE Q	Δ   ο[ - 13 βι		10*	14*	1* 🗸	16*	1	16	16	
t <sub>PLH</sub>	D	Q	C <sub>I</sub> = 50 pF		9.8	14	10	16	1	16	ns
t <sub>PHL</sub>	D	ď	CL = 30 pi		9.8	14	70	16	1	16	115
t <sub>PLH</sub>	LE	Q	C <sub>L</sub> = 50 pF		9.5	14.5	& 1	16.5	1	16.5	ns
t <sub>PHL</sub>	LL	ď	CL = 30 pi		9.5	14.5	1	16.5	1	16.5	115
<sup>t</sup> PZH	ŌĒ	Q	C <sub>I</sub> = 50 pF		9.3	14.9	1	16	1	16	ns
t <sub>PZL</sub>	OE	ď	CL = 30 pi		8	14.9	1	16	1	16	115
<sup>t</sup> PHZ	ŌĒ	0	C <sub>I</sub> = 50 pF		10.4	15.5	1	17	1	17	ns
t <sub>PLZ</sub>	OE	OE Q	OL = 30 pi		11.6	15.5	1	17	1	17	113
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1.5**				1.5	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

#### switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T	λ = 25°C	;	SN54AHC	16373	SN74AHC	16373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	D	Q	C <sub>I</sub> = 15 pF		5*	8.2*	1*	9.5*	1	9.5	ns
t <sub>PHL</sub>	D	Q	CL = 15 pr		5*	8.2*	1*	9.5*	1	9.5	115
tPLH	LE	Q	C: - 15 pE		4.9*	8.5*	1*	9.5*	1	9.5	20
tPHL	LE	Q	C <sub>L</sub> = 15 pF		4.9*	8.5*	1*	9.5*	1	9.5	ns
t <sub>PZH</sub>	<del></del>	Q	C 15 pE		5.5*	9.1*	1*	10*	1	10	ns
tPZL	ŌE	Q	C <sub>L</sub> = 15 pF		5.5*	9.1*	1*	10*	1	10	115
t <sub>PHZ</sub>	ŌĒ	Q	C: - 15 pE		5*	9.5*	1*	10*	1	10	ns
tPLZ	OE	Q	C <sub>L</sub> = 15 pF		5*	9.5*	1* 4	10*	1	10	115
t <sub>PLH</sub>	D	0	C: - 50 pF		6.5	9.2	10	10.5	1	10.5	ns
t <sub>PHL</sub>	D	Q	C <sub>L</sub> = 50 pF		6.5	9.2	70	10.5	1	10.5	115
t <sub>PLH</sub>	LE	Q	C: - 50 pF		6.4	9.5	Q- 1	10.5	1	10.5	20
t <sub>PHL</sub>	LE	Q	$C_L = 50 \text{ pF}$		6.4	9.5	1	10.5	1	10.5	ns
<sup>t</sup> PZH	<del></del>	Q	0. 50.55		6	10.1	1	11.5	1	11.5	
tPZL	ŌĒ	Q	$C_L = 50 pF$		6	10.1	1	11.5	1	11.5	ns
t <sub>PHZ</sub>	<u> </u>	0	C 50 pF		6.5	10.5	1	11.5	1	11.5	ns
tPLZ	ŌĒ	Q	C <sub>L</sub> = 50 pF		7.5	10.5	1	11.5	1	11.5	115
tsk(o)			C <sub>L</sub> = 50 pF			1**				1	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>\*\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.



<sup>\*\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.



Datasheet of SN74AHC16373DGGR - IC 16BIT TRANSP D LATCH 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS329G - MARCH 1996 - REVISED JANUARY 2000

# noise characteristics, $V_{CC}$ = 5 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 4)

	PARAMETER			SN74AHC16373			
	PARAMETER	MIN	TYP	MAX	UNIT		
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.34	0.8	V		
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.1	-0.8	V		
VOH(V)	Quiet output, minimum dynamic VOH		4.6		V		
V <sub>IH(D)</sub>	High-level dynamic input voltage	3.5			V		
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V		

NOTE 4: Characteristics are for surface-mount packages only.

# operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CON	IDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load, f	= 1 MHz	21	pF




Datasheet of SN74AHC16373DGGR - IC 16BIT TRANSP D LATCH 48-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN54AHC16373, SN74AHC16373 **16-BIT TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS

SCLS329G - MARCH 1996 - REVISED JANUARY 2000

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





Datasheet of SN74AHC16373DGGR - IC 16BIT TRANSP D LATCH 48-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### PACKAGE OPTION ADDENDUM

18-Sep-2008

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74AHC16373DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AHC16373DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AHC16373DGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AHC16373DGVRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC16373DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC16373DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC16373DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC16373DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC16373DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC16373DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


Datasheet of SN74AHC16373DGGR - IC 16BIT TRANSP D LATCH 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




# **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Aug-2009


#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC16373DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74AHC16373DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74AHC16373DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

Datasheet of SN74AHC16373DGGR - IC 16BIT TRANSP D LATCH 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Aug-2009



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC16373DGGR	TSSOP	DGG	48	2000	346.0	346.0	41.0
SN74AHC16373DGVR	TVSOP	DGV	48	2000	346.0	346.0	33.0
SN74AHC16373DLR	SSOP	DL	48	1000	346.0	346.0	49.0



Datasheet of SN74AHC16373DGGR - IC 16BIT TRANSP D LATCH 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


#### **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### DL (R-PDSO-G\*\*)

#### **48 PINS SHOWN**

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118





Datasheet of SN74AHC16373DGGR - IC 16BIT TRANSP D LATCH 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


#### MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### **48 PINS SHOWN**

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153





Datasheet of SN74AHC16373DGGR - IC 16BIT TRANSP D LATCH 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


#### MECHANICAL DATA

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153

14/16/20/56 Pins - MO-194





# **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of SN74AHC16373DGGR - IC 16BIT TRANSP D LATCH 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Products Applications** Amplifiers Audio amplifier.ti.com www.ti.com/audio Automotive Data Converters dataconverter.ti.com www.ti.com/automotive **DLP® Products** www.dlp.com Broadband www.ti.com/broadband DSP **Digital Control** www.ti.com/digitalcontrol dsp.ti.com Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface interface.ti.com www.ti.com/military Optical Networking Logic www.ti.com/opticalnetwork logic.ti.com Power Mgmt Security www.ti.com/security power.ti.com Microcontrollers Telephony www.ti.com/telephony microcontroller.ti.com RFID Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated