

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN74AHCT240DBR

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>

Distributor of Texas Instruments: Excellent Integrated System Limited

Datasheet of SN74AHCT240DBR - IC INVERTER DUAL 4-INPUT 20SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



Sample & Buy

Tools & Software Technical Documents

TEXAS **INSTRUMENTS**

SN54AHCT240, SN74AHCT240

SCLS252M-OCTOBER 1995-REVISED APRIL 2016

SNx4AHCT240 Octal Buffers/Drivers With 3-State Outputs

1 Features

- Inputs are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

Product

Folder

2 Applications

- **Network Switches**
- Health and Fitness
- Televisions
- **Power Infrastructures**

Simplified Schematic 4

3 Description


The SNx4AHCT240 octal buffers/drivers are designed specifically to improve both the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.


Support &

Community

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	SSOP (20)	7.50 mm × 5.30 mm		
SNx4AHCT240	SOP (20)	12.60 mm × 5.30 mm		
5INX4AHC1240	TSSOP (20)	6.50 mm × 4.40 mm		
	SOIC (20)	12.80 mm × 7.50 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.





Copyright © 2016, Texas Instruments Incorporated



SN54AHCT240, SN74AHCT240

SCLS252M-OCTOBER 1995-REVISED APRIL 2016

Table of Contents

1	Feat	ures 1
2	Арр	lications1
3	Des	cription 1
4	Sim	plified Schematic 1
5	Rev	ision History 2
6	Pin	Configuration and Functions 3
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 5
	7.5	Electrical Characteristics5
	7.6	Switching Characteristics 6
	7.7	Noise Characteristics
	7.8	Operating Characteristics
	7.9	Typical Characteristics 6
8	Para	ameter Measurement Information
9	Deta	ailed Description 8

	9.1	Overview 8
	9.2	Functional Block Diagram 8
	9.3	Feature Description
	9.4	Device Functional Modes
10	Арр	lication and Implementation9
	10.1	Application Information9
	10.2	Typical Application9
11	Pow	er Supply Recommendations 10
12	Layo	out
	12.1	Layout Guidelines 10
	12.2	Layout Example 10
13	Devi	ice and Documentation Support 11
	13.1	Community Resources 11
	13.2	Related Links 11
	13.3	Trademarks 11
	13.4	Electrostatic Discharge Caution 11
	13.5	Glossary 11
14		hanical, Packaging, and Orderable
	Infor	mation 11

5 Revision History

Ch	nanges from Revision L (October 2014) to Revision M	Page
•	Changed Handling Ratings table title to ESD Ratings	2
•	Changed Handling Ratings table title to ESD Ratings	4
•	Added –40°C to 85°C to SN74AHCT240 header in <i>Electrical Characteristics</i> table to differentiate from neighboring temperature range.	5
•	Added –40°C to 85°C to SN74AHCT240 header in <i>Switching Characteristics</i> table to differentiate from neighboring temperature range.	

Changes from Revision K (July 2003) to Revision L

	Updated document to new TI data sheet format	
•	Deleted Ordering Information table.	1
	Added Military Disclaimer to Features list.	
•	Added Applications.	1
•	Extended operating temperature range to 125°C	4
•	Added Thermal Information table.	5
•	Added –40°C to 125°C for SN74AHCT240 in the Electrical Specifications table.	5
•	Added –40°C to 125°C for SN74AHCT240 in the Switching Characteristics table.	6
•	Added Detailed Description section	8
•	Added Application and Implementation section	9
•	Added Power Supply Recommendations and Layout sections	10

2



www.ti.com

Page




www.ti.com

SN54AHCT240, SN74AHCT240

SCLS252M-OCTOBER 1995-REVISED APRIL 2016

6 Pin Configuration and Functions



Pin Functions

	PIN		DECODIDATION			
NO.	NAME	I/O	DESCRIPTION			
1	10E_n	I	Output Enable 1			
2	1A1	I	1A1 Input			
3	2Y4	0	2Y4 Output			
4	1A2	I	1A2 Input			
5	2Y3	0	2Y3 Output			
6	1A3	I	1A3 Input			
7	2Y2	0	2Y2 Output			
8	1A4	I	1A4 Input			
9	2Y1	0	2Y1 Output			
10	GND	_	Ground Pin			
11	2A1	I	2A1 Input			
12	1Y4	0	1Y4 Output			
13	2A2	I	2A2 Input			
14	1Y3	0	1Y3 Output			
15	2A3	I	2A3 Input			
16	1Y2	0	1Y2 Output			
17	2A4	I	2A4 Input			
18	1Y1	0	1Y1 Output			
19	2OE_n	I	Output Enable 2			
20	V _{CC}	_	Power Pin			



SN54AHCT240, SN74AHCT240

SCLS252M-OCTOBER 1995-REVISED APRIL 2016

Texas Instruments

www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage range	Supply voltage range			V
VI	Input voltage range ⁽²⁾	Input voltage range ⁽²⁾		7	V
Vo	Output voltage range ⁽²⁾	Output voltage range ⁽²⁾		V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous current through V_{CC} or GND			±75	mA

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

7.2 ESD Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	-65	150	°C	
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	1000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	0	2000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		SN54AHC	SN54AHCT240		SN74AHCT240	
		MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level Input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current		-8		-8	mA
I _{OL}	Low-level output current		8		8	mA
T _A	Operating free-air temperature	-55	125	-40	125	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

4



www.ti.com

SN54AHCT240, SN74AHCT240

SCLS252M-OCTOBER 1995-REVISED APRIL 2016

7.4 Thermal Information

		SN74AHCT240						
	THERMAL METRIC ⁽¹⁾	DW	DB	DGV	N	NS	PW	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
$R_{\theta J A}$	Junction-to-ambient thermal resistance	83.0	99.9	119.2	54.9	80.4	105.4	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	48.9	61.7	34.5	41.7	46.9	39.5	
R _{θJB}	Junction-to-board thermal resistance	50.5	55.2	60.7	35.8	47.9	56.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	21.1	22.6	1.2	27.9	19.9	3.1	
Ψ _{JB}	Junction-to-board characterization parameter	50.1	54.8	60.0	35.7	47.5	55.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v _{cc}	T,	₄ = 25°0	:	SN54AH0	CT240	–40°C to SN74AH0		-40°C to 125°C SN74AHCT240		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
N	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		4.4		v
V _{OH}	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		3.8		v
V	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1		0.1	v
V _{OL}	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44		0.44	v
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5		±2.5	μA
lı	$V_I = 5.5 V \text{ or GND}$	0 V to 5.5 V			±0.1		±1 ⁽¹⁾		±1		±1	μA
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40		40	μA
$\Delta I_{CC}^{(2)}$	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V			1.35		1.5		1.5		1.5	mA
Ci	$V_I = V_{CC}$ or GND	5 V		2.5	10				10		10	pF
Co	$V_0 = V_{CC}$ or GND	5 V		3								pF

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 V$.

(2) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

5



SN54AHCT240, SN74AHCT240

SCLS252M-OCTOBER 1995-REVISED APRIL 2016



www.ti.com

7.6 Switching Characteristics

over recommended operating free-air temperature range, $V_{CC} = 5 V \pm 0.5 V$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		LOAD T _A = 25°C C		SN54AHCT240		-40°C to 85°C SN74AHCT240		-40°C to 125°C SN74AHCT240		UNIT	
	(INPOT)	(001201)	CAFACITANCE	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	A	Y	0 45 55	5.4 ⁽¹⁾	7.4 ⁽¹⁾	1 ⁽¹⁾	8.5 ⁽¹⁾	1	8.5	1	9.5		
t _{PHL}	A	ř	C _L = 15 pF	5.4 ⁽¹⁾	7.4 ⁽¹⁾	1 ⁽¹⁾	8.5 ⁽¹⁾	1	8.5	1	9.5	ns	
t _{PZH}	OE	Y	0 45 55	7.7 ⁽¹⁾	10.4 ⁽¹⁾	1 ⁽¹⁾	12 ⁽¹⁾	1	12	1	13		
t _{PZL}	UE	ř	C _L = 15 pF	7.7 ⁽¹⁾	10.4 ⁽¹⁾	1 ⁽¹⁾	12 ⁽¹⁾	1	12	1	13	ns	
t _{PHZ}	OE	Y	C _L = 15 pF	8.3 ⁽¹⁾	10.4 ⁽¹⁾	1 ⁽¹⁾	12 ⁽¹⁾	1	12	1	13		
t _{PLZ}	UE	ř	0 _L = 15 pr	8.3 ⁽¹⁾	10.4 ⁽¹⁾	1 ⁽¹⁾	12 ⁽¹⁾	1	12	1	13	ns 13	
t _{PLH}	А	v	Y	C ₁ = 50 pF	5.9	8.4	1	9.5	1	9.5	1	10.5	20
t _{PHL}	A	T	$C_L = 50 \text{ pr}$	5.9	8.4	1	9.5	1	9.5	1	10.5	ns).5	
t _{PZH}	OE	Y	C ₁ = 50 pF	8.2	11.4	1	13	1	13	1	14	20	
t _{PZL}	UE	T	$C_L = 50 \text{ pr}$	8.2	11.4	1	13	1	13	1	14	ns	
t _{PHZ}	OE	Y	C = 50 pF	8.8	11.4	1	13	1	13	1	14		
t _{PLZ}	UE	ř	$C_L = 50 \text{ pF}$	8.8	11.4	1	13	1	13	1	14	ns	
t _{sk(o)}			C _L = 50 pF		1 ⁽²⁾		1		1		1	ns	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(2) On products compliant to MIL-PRF-38535, this parameter does not apply.

7.7 Noise Characteristics

 $V_{CC} = 5 \text{ V}, \text{ } \text{C}_{L} = 50 \text{ pF}, \text{ } \text{T}_{A} = 25^{\circ}\text{C}^{(1)}$

	PARAMETER	SN7	UNIT		
	FARAWETER	MIN	TYP	MAX	UNIT
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		4.1		V
V _{IH(D)}	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V


(1) Characteristics are for surface-mount packages only.

7.8 Operating Characteristics

 $V_{CC} = 5 V, T_A = 25^{\circ}C$

	PARAMETER	TEST C	CONDITIONS	ТҮР	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	10	pF

7.9 Typical Characteristics



6


Copyright © 1995–2016, Texas Instruments Incorporated



www.ti.com

SN54AHCT240, SN74AHCT240

SCLS252M-OCTOBER 1995-REVISED APRIL 2016



NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



SN54AHCT240, SN74AHCT240

SCLS252M-OCTOBER 1995-REVISED APRIL 2016

Texas Instruments


www.ti.com


9 Detailed Description

9.1 Overview

The SN74AHCT240 devices are organized as two 4-bit buffers/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes inverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

9.2 Functional Block Diagram





Copyright © 2016, Texas Instruments Incorporated

9.3 Feature Description

- V_{CC} is optimized at 5 V
- Allows up-voltage translation from 3.3 V to 5 V
- Inputs accept V_{IH} levels of 2 V
- Slow edge rates minimize output ringing
- Inputs are TTL-voltage compatible

9.4 Device Functional Modes

Table 1. Function Table (Each 4-bit Buffer/Driver)

INI	PUTS	OUTPUT
ŌĒ	Α	Y
L	Н	Н
L	L	L
н	Х	Z

8



www.ti.com

SN54AHCT240, SN74AHCT240

SCLS252M-OCTOBER 1995-REVISED APRIL 2016

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SNx4AHCT240 is a low-drive CMOS device that may be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8-V V_{IL} and 2-V V_{IH} . This feature makes the SNx4AHCT240 device ideal for translating up from 3.3 V to 5 V. Figure 3 shows this type of translation.

10.2 Typical Application




Figure 3. Application Diagram

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure

1. Recommended Input Conditions:

- For rise time and fall time specifications, see $\Delta t/\Delta V$ in the *Recommended Operating Conditions* table.
- For specified high and low levels, see V_{IH} and V_{IL} in the *Recommended Operating Conditions* table.
- Inputs are overvoltage tolerant, allowing them to go as high as 5.5 V at any valid V_{CC} .
- 2. Recommend Output Conditions:
 - Load currents should not exceed 25 mA per output and 75 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

Copyright © 1995–2016, Texas Instruments Incorporated



SN54AHCT240, SN74AHCT240


SCLS252M-OCTOBER 1995-REVISED APRIL 2016



www.ti.com

Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01 μ F or 0.022 μ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1 μ F and 1.0 μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Such examples are when only two inputs of a triple-input AND gate are used, or only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 5 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

12.2 Layout Example




Figure 5. Layout Diagram



www.ti.com

SN54AHCT240, SN74AHCT240

SCLS252M-OCTOBER 1995-REVISED APRIL 2016

13 Device and Documentation Support

13.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54AHCT240	Click here	Click here	Click here	Click here	Click here	
SN74AHCT240	Click here	Click here	Click here	Click here	Click here	

Table 2. Related Links

13.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



13-Apr-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9680601Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9680601Q2A SNJ54AHCT 240FK	Samples
5962-9680601QRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9680601QR A SNJ54AHCT240J	Samples
5962-9680601QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9680601QS A SNJ54AHCT240W	Samples
SN74AHCT240DBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI	-40 to 85		
SN74AHCT240DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB240	Samples
SN74AHCT240DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT240	Samples
SN74AHCT240DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT240	Samples
SN74AHCT240DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT240	Samples
SN74AHCT240N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHCT240N	Samples
SN74AHCT240NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT240	Samples
SN74AHCT240NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT240	Samples
SN74AHCT240PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB240	Samples
SN74AHCT240PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB240	Samples
SN74AHCT240PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB240	Samples
SN74AHCT240PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85		
SN74AHCT240PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB240	Samples

Addendum-Page 1



www.ti.com

13-Apr-2016 Lead/Ball Finish MSL Peak Temp Device Marking Orderable Device Status Package Type Package Pins Package Eco Plan Op Temp (°C) Samples Drawing Qty (1) (2) (6) (3) (4/5) SN74AHCT240PWRG4 ACTIVE TSSOF PW 2000 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 HB240 20 Samples & no Sb/Br) SNJ54AHCT240FK ACTIVE LCCC FK 20 TBD POST-PLATE N / A for Pkg Type -55 to 125 5962-1 Sample 9680601Q2A SNJ54AHCT 240FK SNJ54AHCT240J ACTIVE CDIP J 20 1 TBD A42 N / A for Pkg Type -55 to 125 5962-9680601QR SNJ54AHCT240J

A42

N / A for Pkg Type

-55 to 125

5962-9680601QS SNJ54AHCT240W

⁽¹⁾ The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs.

SNJ54AHCT240W

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

W

20

1

CFP

OBSOLETE: TI has discontinued the production of the device.

ACTIVE

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability Information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

TBD

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(6) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "--" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Addendum-Page 2



13-Apr-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHCT240, SN74AHCT240 :

• Catalog: SN74AHCT240

www.ti.com

• Automotive: SN74AHCT240-Q1, SN74AHCT240-Q1

Military: SN54AHCT240

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications






TEXAS INSTRUMENTS

PACKAGE MATERIALS INFORMATION


13-Apr-2016

www.ti.com

TAPE AND REEL INFORMATION




*All dimensions are nominal



TAPE DIMENSIONS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT240DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT240DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHCT240NSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	4.0	24.0	Q1




www.ti.com

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74AHCT240DBR - IC INVERTER DUAL 4-INPUT 20SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

13-Apr-2016




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT240DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74AHCT240DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHCT240NSR	SO	NS	20	2000	367.0	367.0	45.0



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package is hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



MECHANICAL DATA

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK




NOTES:

- All linear dimensions are in inches (millimeters). Α.
- Β. This drawing is subject to change without notice. This package can be hermetically sealed with a ceramic lid using glass frit. C.
- Index point is provided on cap for terminal identification only.
- D. Index point is provided on cap for te E. Falls within Mil-Std 1835 GDFP2-F20





FK (S-CQCC-N**) 28 TERMINAL SHOWN LEADLESS CERAMIC CHIP CARRIER



NOTES:


- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. Falls within JEDEC MS-004





MECHANICAL DATA

PLASTIC DUAL-IN-LINE PACKAGE



- This drawing is subject to change without notice.
- 🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





DW0020A


Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74AHCT240DBR - IC INVERTER DUAL 4-INPUT 20SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.






DW0020A

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74AHCT240DBR - IC INVERTER DUAL 4-INPUT 20SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






DW0020A

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74AHCT240DBR - IC INVERTER DUAL 4-INPUT 20SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.





MECHANICAL DATA



This drawing is subject to change without notice. Ŗ. \triangle Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall


not exceed 0,15 each side. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





LAND PATTERN DATA



NOTES:


- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150






NS (R-PDSO-G**)

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74AHCT240DBR - IC INVERTER DUAL 4-INPUT 20SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE



B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated