

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN74ABT16821DLR

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



SN54ABT16821, SN74ABT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS216B – JUNE 1992 – REVISED JANUARY 1997

	30032100 - JUNE 1992 - REVISED JANUART
 Members of the Texas Instruments Widebus™ Family 	SN54ABT16821 WD PACKAGE SN74ABT16821 DGG OR DL PACKAGE (TOP VIEW)
 State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation 	
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V 	1Q1 [2 55] 1D1 1Q2 [3 54] 1D2
Using Machine Model (C = 200 pF, R = 0)	GND 4 53 GND
 Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C 	1Q3 [] 5 52] 1D3 1Q4 [] 6 51] 1D4
 Distributed V_{CC} and GND Pin Configuration 	V _{CC} 7 50 V _{CC}
Minimizes High-Speed Switching Noise	
 Flow-Through Architecture Optimizes PCB 	1Q6 0 9 48 0 1D6 1Q7 0 10 47 0 1D7
Layout	
 High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OI}) 	1Q8 12 45 1D8
	1Q9 [13 44 [1D9
 Package Options Include Plastic Thin Shrink Small-Outline (DGG), 300-mil Shrink 	1Q10 14 43 1D10
Small-Outline (DL) Packages and 380-mil	2Q1 15 42 2D1
Fine-Pitch Ceramic Flat (WD) Package	2Q2 16 41 2D2
Using 25-mil Center-to-Center Spacings	
5	
description	2Q4
These 20 hit flip flaps fasture 2 state sutputs	2Q5 [] 20 37 [] 2D5 2Q6 [] 21 36 [] 2D6
These 20-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive	V_{CC} [22 35] V_{CC}
or relatively low-impedance loads. They are	2Q7 [] 23 34 [] 2D7
particularly suitable for implementing wider buffer	2Q8 24 33 2D8
registers, I/O ports, bidirectional bus drivers with	GND 25 32 GND
parity, and working registers.	2Q9 26 31 2D9
The 'ABT16821 can be used as two 10-bit	2Q <u>10</u> 27 3022D10

The 'ABT16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

20E 28

29 20LK

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16821 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT16821 is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



1



SN54ABT16821, SN74ABT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS216B – JUNE 1992 – REVISED JANUARY 1997

FUNC	TI	ON .	ТАВ	LE

-	(eacl	n flip-flo	op)
	INPUTS	OUTPUT	
OE	CLK	Q	
L	\uparrow	Н	н
L	\uparrow	L	L
L	L	Х	Q ₀
н	Х	Х	z

logic symbol[†]

10E 1CLK 20E 2CLK 1D1 1D2 1D3 1D4 1D5 1D6 1D7 1D8	1 56 28 29 55 54 52 51 49 48 47 45	EN2 -> C1 EN4 -> C3 - - - - - - - - - - - - -	27 -	2 3 5 6 8 9 10 12	1Q1 1Q2 1Q3 1Q4 1Q5 1Q6 1Q7 1Q8
1D10 2D1 2D2 2D3	42 41 40	- 3D	<u>4</u> ⊽ -	15 16 17	1Q1 2Q1 2Q2 2Q3
2D4 2D5 2D6	38 37 36 34			19 20 21 23	2Q4 2Q5 2Q6
2D7 2D8 2D9 2D10	33 31 30			24 26 27	2Q7 2Q8 2Q9 2Q1

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.






SN54ABT16821, SN74ABT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS216B - JUNE 1992 - REVISED JANUARY 1997

logic diagram (positive logic)



To Nine Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Voltage range applied to any output in the high or power-off state, V _O Current into any output in the low state, I _O : SN54ABT16821 SN74ABT16821 Input clamp current, I _{IK} (V _I < 0)	-0.5 V to 7 V -0.5 V to 5.5 V -0.6 MA -0.5 V to 5.5 N -0.5 V to 5.5 N -0.5 M to 5.5 N -0.5 M to 5.5 M
Output clamp current. $IOK (V_O < 0)$	
Package thermal impedance, θ_{JA} (see Note 2): DGG package	
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.





SN54ABT16821, SN74ABT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS216B – JUNE 1992 – REVISED JANUARY 1997

recommended operating conditions (see Note 3)

			SN54AB1	16821	SN74AB1	Г16821	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	EW	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0 🗸	Vcc	0	VCC	V
IOH	High-level output current		C)	-24		-32	mA
IOL	Low-level output current		201	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	R	10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS			Т	A = 25°C	;	SN54AB	Г16821	SN74AB1	16821	LINUT	
PARAMETER	'	IESI CONDITI	UNS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	lj = –18 mA				-1.2		-1.2		-1.2	V	
	$V_{CC} = 4.5 V,$	I _{OH} = –3 mA		2.5			2.5		2.5			
Maria	V _{CC} = 5 V,	I _{OH} = –3 mA		3			3		3		V	
VOH		I _{OH} = -24 m/	ł	2			2				v	
	V _{CC} = 4.5 V	I _{OH} = -32 m/	ł	2*					2			
Vai	V _{CC} = 4.5 V	I _{OL} = 48 mA				0.55		0.55			V	
VOL	VCC = 4.5 V	I _{OL} = 64 mA				0.55*				0.55	v	
V _{hys}					100			EL			mV	
lj	V _{CC} = 5.5 V,	GND			±1		±1		±1	μΑ		
IOZH	V _{CC} = 5.5 V,			50	k	2 50		50	μΑ			
IOZL	V _{CC} = 5.5 V,	V _O = 0.5 V				-50	10. 1	-50		-50	μΑ	
l _{off}	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.8$	5 V			±100	20			±100	μΑ	
ICEX	V _{CC} = 5.5 V,	V _O = 5.5 V	Outputs high			50	4	50		50	μΑ	
10‡	V _{CC} = 5.5 V,	V _O = 2.5 V		-50	-100	-200	-50	-200	-50	-200	mA	
			Outputs high			500		500		500	μΑ	
ICC	$V_{CC} = 5.5 V, I_{CC}$		Outputs low			89		89		89	mA	
		$V_{I} = V_{CC} \text{ or GND}$				500		500		500	μΑ	
∆ICC§	V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND					1.5		1.5		1.5	mA	
Ci	V _I = 2.5 V or 0	.5 V			3.5						pF	
Co	V _O = 2.5 V or	0.5 V			7.5						pF	

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

* Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.





SN54ABT16821, SN74ABT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS216B – JUNE 1992 – REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V _{CC} =	= 5 V, 25°C	SN54AB	Г16821	SN74AB1	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	0	150	0	150	MHz
tw	Pulse duration, CLK high or low	3.3		3.3	N.M	3.3		ns
t _{su}	Setup time, data before CLK [↑]	1.8		1.8		1.8		ns
th	Hold time, data after CLK↑	1.3		1.3		1.3		ns


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT16821		SN74AB1	UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			150			150	W	150		MHz
^t PLH	CLK	Q	1.3	3.7	5.1	1.3	6.7	1.3	6.1	ns
^t PHL	CLK	Q	1.6	3.9	5.1	1.6	5.8	1.6	5.4	115
^t PZH	5	Q	1.1	3.2	4.7	1.1	5.8	1.1	5.7	ns
^t PZL	OE	Q	1.6	3.8	5	1.6	5.7	1.6	5.6	115
^t PHZ	OE	Q	2	4.5	5.7	Q 2	6.6	2	6.5	ns
^t PLZ	UE UE	Ŷ	1.8	4.1	5.8	Q 1.8	8.4	1.8	7.1	115





SN54ABT16821, SN74ABT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS216B – JUNE 1992 – REVISED JANUARY 1997



NOTES: A. $C_{\mbox{L}}$ includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.









PACKAGE OPTION ADDENDUM

18-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74ABT16821DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ABT16821DGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16821DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16821DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16821DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16821DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT16821DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







*All dimensions are nominal

PACKAGE MATERIALS INFORMATION


11-Mar-2008

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16821DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ABT16821DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1





PACKAGE MATERIALS INFORMATION

11-Mar-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16821DGGR	TSSOP	DGG	56	2000	346.0	346.0	41.0
SN74ABT16821DLR	SSOP	DL	56	1000	346.0	346.0	49.0




MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

DL (R-PDSO-G**) 48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118






MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
-		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated