

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
SN74ABT833DW

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of SN74ABT833DW - IC TRANSCVR 8-9BIT INVERT 24SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997


- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Parity Error Flag With Parity Generator/Checker
- Register for Storage of the Parity Error Flag
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

### description


The 'ABT833 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error ( $\overline{ERR}$ ) output indicates whether or not an error in the B data has occurred. The output-enable ( $\overline{OEA}$  and  $\overline{OEB}$ ) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT833 provide true data at their outputs.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the ERR flag. ERR is clocked into the register on the rising edge of the clock (CLK) input. The error flag register is cleared with a low pulse on the clear (CLR) input. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

SN54ABT833 . . . JT PACKAGE SN74ABT833 . . . DW OR NT PACKAGE (TOP VIEW)



SN54ABT833 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.



Datasheet of SN74ABT833DW - IC TRANSCVR 8-9BIT INVERT 24SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN54ABT833, SN74ABT833 **8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS**

SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

### description (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN54ABT833 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT833 is characterized for operation from -40°C to 85°C.

### **FUNCTION TABLE**

			INPUTS	3			OUTP	UT AND I/O		
OEB	OEA	CLR	CLK	$\begin{array}{c} \text{Ai} \\ \Sigma \text{ OF H's} \end{array}$	Bi <sup>†</sup> Σ OF H's	Α	В	PARITY	ERR‡	FUNCTION
L	Н	Х	Х	Odd Even	NA	NA	Α	L H	NA	A data to B bus and generate parity
н	L	Н	Ť	NA	Odd Even	В	NA	NA	H L	B data to A bus and check parity
Х	Х	L	Х	Χ	Χ	Х	NA	NA	Н	Check error-flag register
н	н	H L H	No↑ No↑ ↑	X X Odd Even	Х	Z	Z	Z	NC H H L	Isolation§
L	L	Х	Х	Odd Even	NA	NA	Α	H L	NA	A data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care

### logic symbol¶



This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



<sup>†</sup> Summation of high-level inputs includes PARITY along with Bi inputs.

<sup>‡</sup>Output states shown assume ERR was previously high.

<sup>§</sup> In this mode, ERR (when clocked) shows inverted parity of the A bus.




Datasheet of SN74ABT833DW - IC TRANSCVR 8-9BIT INVERT 24SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

### logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.

### **ERROR-FLAG FUNCTION TABLE**

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT ERR	FUNCTION
CLR	CLK	POINT P	ERR <sub>n-1</sub> †	LIXIX	
Н	1	Н	Н	Н	
Н	$\uparrow$	Х	L	L	Sample
Н	1	L	X	L	
L	Χ	Х	Χ	Н	Clear

† The state of ERR before any changes at CLR, CLK, or point P






Datasheet of SN74ABT833DW - IC TRANSCVR 8-9BIT INVERT 24SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

### error-flag waveforms





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V <sub>O</sub>	–0.5 V to 5.5 V
Current into any output in the low state, I <sub>O</sub> : SN54ABT833	96 mA
SN74ABT833	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	81°C/W
NT package	67°C/W
Storage temperature range, T <sub>stg</sub>	$\dots$ -65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.





Datasheet of SN74ABT833DW - IC TRANSCVR 8-9BIT INVERT 24SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

### recommended operating conditions (see Note 3)

		SN54A	BT833	SN74A	UNIT		
		MIN	MAX	MIN	MAX	UNII	
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	7	2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		0	Vcc	0	VCC	V
Vон	High-level output voltage	ERR	1	5.5		5.5	V
IOH	High-level output current	Except ERR	2	-24		-32	mA
l <sub>OL</sub>	Low-level output current		70/	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q	5		5	ns/V
TA	Operating free-air temperature	_	-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



Datasheet of SN74ABT833DW - IC TRANSCVR 8-9BIT INVERT 24SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	Т	A = 25°(		SN54A	BT833	SN74A	BT833	UNIT		
PAI	RAMETER	TEST CON	DITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	2 V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
VOH	All outputs	$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
VOH	except ERR	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				v	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	V	
V <sub>hys</sub>					100						mV	
IOH	ERR	$V_{CC} = 4.5 \text{ V},$	V <sub>OH</sub> = 5.5 V			20		20		20	μΑ	
١.	Control inputs	V <sub>CC</sub> = 5.5 V,	VI = VCC or GND			±1		赵		±1	μА	
Η	A or B ports	VCC = 5.5 V,	AL = ACC OLGUAD			±100		±100		±100	μΑ	
Iμ	A or B ports	$V_{CC} = 0$ ,	V <sub>I</sub> = GND			-50		-50		-50	μΑ	
lozh‡		$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 2.7 V			50	1	50		50	μΑ	
l <sub>OZL</sub> ‡		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V			<del>-</del> 50	2/2/	-50		<b>–</b> 50	μΑ	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100	7 <sub>0</sub> ,			±100	μΑ	
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50	d	50		50	μΑ	
IO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-200¶	-50	-200¶	-50	-200¶	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high		1	250		250		250	μΑ	
ICC	A or B ports	$I_{O} = 0$ ,	Outputs low		24	38¶		38¶		38¶	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		0.5	250		250		250	μΑ	
	Data innuta	V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	mA	
Δl <sub>CC</sub> #	Data inputs	Other inputs at V <sub>CC</sub> or GND	Outputs disabled			50		50		50	μА	
	Control inputs	$V_{CC} = 5.5 \text{ V}$ , One inpu Other inputs at $V_{CC}$ or				1.5		1.5		1.5	mA	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			4.5						pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			10.5						pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.



<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup>The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $<sup>\</sup>P$  These limits may vary among suppliers.

<sup>#</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.



Datasheet of SN74ABT833DW - IC TRANSCVR 8-9BIT INVERT 24SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		$V_{CC} = 5 V$ , $T_A = 25^{\circ}C$		SN54ABT833		SN74ABT833		UNIT		
			MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>W</sub>	Pulse duration	CLK high or low	3		3	1/6	3		ns	
	ruise dui ation	CLR low	3		3	9/2	3		115	
		B or PARITY high	9.8		9.8	ζ'	9.8			
t <sub>su</sub>	Setup time before CLK↑	B or PARITY low	8.1		8.9		8.1		ns	
		CLR	2		2		2			
th	Hold time after CLK↑	B or PARITY	0		0		0		ns	

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTBUT)	TO (OUTPUT) V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54A	BT833	SN74A	UNIT		
	(INFOT)	(001F01)	MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	A or B	B or A	1.2	2.8	4.8	1.2	5.4	1.2	5.3	nc	
t <sub>PHL</sub>	AOIB	DULA	1	3	4.8‡	1	5.4	1	5.3‡	ns	
t <sub>PLH</sub>	А	PARITY	2.1	5.5	9.5	2.1	11.3	2.1	11.2	ns	
<sup>t</sup> PHL	A	FARITI	2.5	5.3	9.7	2.5	11,1	2.5	11	115	
<sup>t</sup> PZH	ŌĒ	PARITY	2.6	6.2	8.5	2.6	10.6	2.6	10.5	ns	
t <sub>PZL</sub>	OE	FARITI	2.6‡	5.8	8.6	2.6‡ 4	10.1	2.6‡	10		
<sup>t</sup> PLH	CLR	ERR	1	3.2	4.8‡	(e)	5.3	1	5.2	ns	
<sup>t</sup> PHL	CLK	LINK	1.2‡	2.8	5.7	1.2‡	6.3	1.2‡	6.2	115	
<sup>t</sup> PZH	<del></del>	A D or DADITY	1	3.7	5.8‡	<i>S</i> <sup>∞</sup> 1	6.6	1	6.5‡		
t <sub>PZL</sub>	ŌĒ	A, B, or PARITY	1.3‡	3.8	5.8	1.3‡	6.6	1.3‡	6.5‡	ns	
<sup>t</sup> PHZ	ŌĒ	A, B, or PARITY	1.9‡	4.4	7.3	1.9‡	8	1.9‡	7.9	no	
t <sub>PLZ</sub>	OE .	A, B, OI PARTIT	2.2‡	4.4	7.7	2.2‡	8.2	2.2‡	8.1	ns	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .




<sup>&</sup>lt;sup>‡</sup> These limits may vary among suppliers.

### SN54ABT833, SN74ABT833 **8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS**

SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

**PROPAGATION DELAY TIMES** 

INVERTING AND NONINVERTING OUTPUTS

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns

**ENABLE AND DISABLE TIMES** 

**LOW- AND HIGH-LEVEL ENABLING** 

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





Datasheet of SN74ABT833DW - IC TRANSCVR 8-9BIT INVERT 24SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

15-Oct-2015

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ABT833DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT833	Samples
SN74ABT833DWR	OBSOLETI	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85		
SN74ABT833DWRE4	ACTIVE	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85		Samples
SN74ABT833DWRG4	OBSOLETI	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85		

ACTIVE: Product device recommended for new designs

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

(9) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

Addendum-Page 1



Datasheet of SN74ABT833DW - IC TRANSCVR 8-9BIT INVERT 24SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 15-Oct-2015

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



### **MECHANICAL DATA**

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M—1994.

- 3. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.





### **LAND PATTERN DATA**

4209202-5/F 08/13

# Example Board Layout (Note C) Example Board Layout (Note C) Stencil Openings (Note D) 24x1,95 9,4 9,4 9,4 Non Solder Mask Define Pad Non Solder Mask Opening (Note E)

NOTES:

A. All linear dimensions are in millimeters.

0,07 All Around

2,0

B. This drawing is subject to change without notice.

Pad Geometry (Note C)

- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





Datasheet of SN74ABT833DW - IC TRANSCVR 8-9BIT INVERT 24SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Security www.ti.com/security Logic logic.ti.com

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

**Products** 

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated