

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN74S51D

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


description


The '51 and 'S51 contain two independent 2-wide 2-input AND-OR-INVERT gates. They perform the Boolean function $Y = \overline{AB + CD}$.


The 'LS51 contains one 2-wide 3-input and one 2-wide 2-input AND-OR-INVERT gates. They perform the Boolean functions $1Y = (1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)$ and $2Y = (2A \cdot 2B) + (2C \cdot 2D)$.

The SN5451, SN54LS51, and SN54S51 are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN7451, SN74LS51 and SN74S51 are characterized for operation from 0 °C to 70 °C.

logic diagrams







PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN5451, SN54LS51, SN54S51 SN7451, SN74LS51, SN74S51 AND-OR-INVERT GATES SDLS113 – DECEMBER 1983 – REVISED MARCH 1988

.

SN5451 J PACKAGE
SN54S51 J OR W PACKAGE
SN7451 N PACKAGE
SN74S51 D OR N PACKAGE
(TOP VIEW)

1A	Г		Vcc
2A		13	1B
2B		12	NU
2C		11	NU
2D		10	1D
2Y		ge	1C
GND	d,	8	1Y
	_		

SN5451	. W PACKAGE
(TO	P VIEW)

	13[] 10
1A 🖾 3	12 1 Y
Vcc □₄	11 GND
1B 🗍 5	10]] 2Y
2A 🛛 6	9 🗋 2 D
2B 🗂 7	8 2C


SN54LS51 ... J OR W PACKAGE SN74LS51 ... D OR N PACKAGE (TOP VIEW) 1A 1 1 14 VCC 2A 2 13 1C 2B 3 12 1B 2C 4 11 1F 2D 5 10 1E


2Y [6	9 1D
GND [7	8 1Y
NC- No i	nternal connection

NU - Make no external connection




SN5451, SN54LS51, SN54S51 SN7451, SN74LS51, SN74S51 AND-OR-INVERT GATES SDLS113 – DECEMBER 1983 – REVISED MARCH 1988







NC - No internal connection NU - Make no external connection

logic symbols[†]




positive logic: $Y = \overline{AB + CD}$





 $^{\dagger} These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.$


schematics








SN5451, SN54LS51, SN54S51 SN7451, SN74LS51, SN74S51 AND-OR-INVERT GATES SDLS113 – DECEMBER 1983 – REVISED MARCH 1988



′S51



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (See Note 1): '51, 'LS51, 'S51	
Input voltage: '51, 'S51	5.5 V
′LS51	
Operating free-air temperature range: SN54'	– 55°C to 125°C
SN74′	0°C to 70°C
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.





SN5451, SN54LS51, SN54S51 SN7451, SN74LS51, SN74S51 AND-OR-INVERT GATES SDLS113 – DECEMBER 1983 – REVISED MARCH 1988

recommended operating conditions

		SN5451 SN7451					
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH High-level input voltage	2			2			V
V _{1L} Low-level input voltage			0.8			0.8	V
IOH High-level output current			- 0.4			- 0.4	mΑ
IOL Low-level output current			16			16	mA
T _A Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SN5451				UNIT			
PARAMETER		TEST COND	ITIONS T	MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIK	V _{CC} = MIN,	l _l = – 12 mA				- 1.5			- 1.5	V
VOH	V _{CC} = MIN,	V _{IL} = 0.8 V,	I _{OH} = 0.4 mA	2.4	3.4		2.4	3.4		V
VOL	V _{CC} = MIN,	V _{IH} = 2 V,	I _{OL} = 16 mA		0.2	0.4		0.2	0.4	V
4	V _{CC} = MAX,	V _I = 5.5 V	· · · · · · · · · · · · · · · · · · ·			1			1	mA
۱н	V _{CC} = MAX,	V1 = 2.4 V				40			40	μA
LIL.	V _{CC} = MAX,	V _I = 0.4 V				- 1.6			- 1.6	mA
IOS§	V _{CC} = MAX			- 20		- 55	- 18		- 55	mA
ССН	V _{CC} = MAX,	V _I = 0 V			4	8		4	8	mA
ICCL	V _{CC} = MAX,	See Note 2			7.4	14		7.4	14	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. § Not more than one output should be shorted at a time.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			түр	МАХ	UNIT
^t PLH	A	v	B. = 400 G	0 15 - 5		13	22	
^t PHL	Any	Y Y	R _L = 400 Ω,	C _L = 15 pF		8	15	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.





SN5451, SN54LS51, SN54S51 SN7451, SN74LS51, SN74S51 **AND-OR-INVERT GATES**

SDLS113 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

	S	SN54LS51			SN74LS51			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH High-level input voltage	2			2			V	
VIL Low-level input voltage			0.7			0.8	V	
IOH High-level output current			- 0.4			- 0.4	mA	
IOL Low-level output current			4			8	mA	
T _A Operating free-air temperature	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED			S	SN54LS51			SN74LS51			
PARAMETER		TEST COND	ITIONS T	MIN	TYP ‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = MIN,	l _l = – 18 mA				- 1,5			- 1.5	• V
VOH	V _{CC} = MIN,	VIL = MAX,	I _{OH} = - 0.4 mA	2.5	3.4		2.7	3.4		V
Max	$V_{CC} = MIN,$	V _{IH} = 2 V,	10L = 4 mA		0.25	0.4		0.25	0.4	v
VOL	$V_{CC} = MIN,$	V _{1H} = 2 V,	IOL = 8 mA					0.35	0.5	
li i	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA
Чн	$V_{CC} = MAX,$	V ₁ = 2.7 V				20			20	μA
կլ	V _{CC} = MAX,	V ₁ = 0.4 V				- 0.4			- 0.4	mA
IOS§	V _{CC} = MAX			- 20		- 100	- 20		- 100	mA
Іссн	V _{CC} = MAX,	V ₁ = 0 V			0.8	1.6		8.0	1.6	mA
ICCL	V _{CC} = MAX,	See Note 2			1.4	2.8		1.4	2.8	mA

t For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 \pm All typical values are at V_{CC} = 5 V, T_A = 25°C. § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second. NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN TYP	МАХ	UNIT	
tPLH	0	V	P 1 ko	C. = 15 pE	12	20	ns
tPHL	Any	Ť	$R_{L} = 2 k\Omega,$	C _L = 15 pF	12.5	20	ាន

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.





SN5451, SN54LS51, SN54S51 SN7451, SN74LS51, SN74S51 **AND-OR-INVERT GATES** SDLS113 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

			SN54S51			SN74S51			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5,5	4.75	5	5.25	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	V	
юн	High-level output current			- 1			- 1	mA	
IOL.	Low-level output current			20			20	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SN54S51				1	UNIT		
PARAMETER		TEST COND	MIN	TYP ‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK	$V_{CC} = MIN,$	l _l = 18 mA				1.2			1.2	V
∨он	V _{CC} = MIN,	V _{IL} = 0.8 V,	I _{OH} = - 1 mA	2.5	3.4		2.7	3.4		V
VOL	V _{CC} = MIN,	V _{IH} = 2 V,	I _{OL} = 20 mA			0.5			0.5	V
i <u>i</u>	V _{CC} = MAX,	V1 = 5.5 V				1			1	mA
1 _H	V _{CC} = MAX,	VI = 2.7 V				50			50	μA
LIL	V _{CC} = MAX,	V1 = 0.5 V				-2			- 2	mA
loss	V _{CC} = MAX			- 40		- 100	- 40		- 100	mA
ІССН	V _{CC} = MAX,	V _I = 0 V	. <u> </u>		8.2	17.8		8.2	17.8	mA
ICCL	V _{CC} = MAX,	See Note 2	·····		13.6	22		13.6	22	mA

t For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	DITIONS	MIN TYP	МАХ	UNIT
^t ₽LH			D 000 0	0 - 15 - 5	3.5	5.5	ns
^t PHL	Any		R _L ≖ 280 Ω,	С _L = 15 pF	3.5	5,5	ns
^t PLH			R _I ≈ 280 Ω,	$C_{1} = 50 pF$	5		រាន
tPHL			L 200 ss,	C SOPI	5.5		ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.





17-Dec-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samp
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
JM38510/00502BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 00502BCA	Samp
JM38510/07401BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07401BCA	Samj
JM38510/07401BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07401BDA	Sam
JM38510/30401BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30401BCA	Sam
JM38510/30401BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30401BCA	Sam
M38510/00502BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 00502BCA	Sam
M38510/00502BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 00502BCA	Sam
M38510/07401BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07401BCA	Sam
M38510/07401BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07401BDA	Sam
M38510/30401BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30401BCA	Sam
M38510/30401BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30401BCA	Sam
SN5451J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN5451J	Sam
SN5451J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN5451J	Sam
SN54LS51J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS51J	Sam
SN54LS51J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS51J	Sam
SN54S51J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S51J	Sam
SN7451N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN7451N	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	0 to 70		
SN7451N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		

Addendum-Page 1



17-Dec-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
SN7451N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN74LS51D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS51	Sample
SN74LS51D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS51	Samples
SN74LS51DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS51	Samples
SN74LS51DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS51	Samples
SN74LS51N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS51N	Samples
SN74LS51N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS51N	Samples
SN74LS51NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS51	Samples
SN74LS51NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS51	Samples
SN74S51D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S51	Samples
SN74S51D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S51	Samples
SN74S51J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	0 to 70		
SN74S51J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	0 to 70		
SN74S51N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S51N	Samples
SN74S51N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S51N	Samples
SN74S51N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN74S51N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN74S51NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S51N	Samples
SN74S51NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S51N	Samples
SNJ5451J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ5451J	Samples

Addendum-Page 2



17-Dec-2015

Orderable Device	Status	Package Type				Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SNJ5451J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ5451J	Samples
SNJ5451W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ5451W	Samples
SNJ5451W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ5451W	Samples
SNJ54LS51J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS51J	Samples
SNJ54LS51J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS51J	Samples
SNJ54LS51W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS51W	Samples
SNJ54LS51W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS51W	Samples
SNJ54S51FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54S 51FK	Samples
SNJ54S51J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S51J	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

Addendum-Page 3



17-Dec-2015

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "--" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN5451, SN54LS51, SN54S51, SN7451, SN74LS51, SN74S51; • Catalog: SN7451, SN74LS51, SN74S51

• Military: SN5451, SN54LS51, SN54S51

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



TEXAS INSTRUMENTS


PACKAGE MATERIALS INFORMATION

14-Jul-2012


www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS51DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS51NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1




Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74S51D - IC DUA AND-OR-INVERT GATE 14SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

14-Jul-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS51DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LS51NSR	SO	NS	14	2000	367.0	367.0	38.0



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



MECHANICAL DATA

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




NOTES:

- All linear dimensions are in inches (millimeters). Α.
- Β. This drawing is subject to change without notice. This package can be hermetically sealed with a ceramic lid using glass frit. C.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14





FK (S-CQCC-N**) 28 TERMINAL SHOWN LEADLESS CERAMIC CHIP CARRIER



NOTES:


- A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. Falls within JEDEC MS-004





MECHANICAL DATA

PLASTIC DUAL-IN-LINE PACKAGE



- This drawing is subject to change without notice.
- 🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.






MECHANICAL DATA

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





LAND PATTERN DATA



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






NS (R-PDSO-G**)

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE



B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated