

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74ALVCH162835GR</u>

For any questions, you can email us directly: sales@integrated-circuit.com

Datasheet of SN74ALVCH162835GR - IC UNIV BUS DVR 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

SN74ALVCH162835 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES121F-JULY 1997-REVISED OCTOBER 2004

FEATURES

- Member of the Texas Instruments Widebus™
 Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Port Has Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages


NOTE: For tape-and-reel order entry, the DGGR package is abbreviated to GR, and the DGVR package is abbreviated to VR

DESCRIPTION

This 18-bit universal bus driver is designed for 1.65-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (LE) input is high. When LE is low, the A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

DGG, DGV, OR DL PACKAGE (TOP VIEW)



NC - No internal connection

The output port includes equivalent 26- Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162835 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC are trademarks of Texas Instruments.



Datasheet of SN74ALVCH162835GR - IC UNIV BUS DVR 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ALVCH162835 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS


TEXAS INSTRUMENTS www.ti.com

SCES121F-JULY 1997-REVISED OCTOBER 2004

FUNCTION TABLE

	INI	PUTS		OUTPUT
ŌĒ	LE	CLK	Α	Y
Н	Χ	Х	Χ	Z
L	Н	X	L	L
L	Н	X	Н	Н
L	L	\uparrow	L	L
L	L	\uparrow	Н	Н
L	L	L or H	Χ	Y ₀ ⁽¹⁾

 Output level before the indicated steady-state input conditions were established



(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Datasheet of SN74ALVCH162835GR - IC UNIV BUS DVR 18BIT 56TSSOP


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74ALVCH162835 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES121F-JULY 1997-REVISED OCTOBER 2004

LOGIC DIAGRAM (POSITIVE LOGIC)



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	4.6	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
lok	Output clamp current	V _O < 0		-50	mA
lo	Continuous output current			±50	mA
	Continuous current through each V _{CC} or GND		-0.5 4.6 -0.5 V _{CC} + 0.5 -50 -50	mA	
		DGG package		81	
θ_{JA}	Package thermal impedance (4)	DGV package		86	°C/W
θ_{JA}		DL package		74	
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 4.6 V maximum.
- (4) The package thermal impedance is calculated in accordance with JESD 51.



Datasheet of SN74ALVCH162835GR - IC UNIV BUS DVR 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

cetronic components

Contact us: sales@integrated-circuit.c

TEXAS INSTRUMENTS www.ti.com

SCES121F-JULY 1997-REVISED OCTOBER 2004

18-BIT UNIVERSAL BUS DRIVER

WITH 3-STATE OUTPUTS

RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		
V _{IH} V _{IL} V _I V _O I _{OH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.	$35 \times V_{CC}$	
V _I	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		V _{CC} = 2.7 V to 3.6 V		0.8	
VI	Input voltage		0	V _{CC}	V
Vo	Output voltage		0	V_{CC}	V
V _{IH} V _{IL}		V _{CC} = 1.65 V		-2	
	High lovel output ourrent	$V_{CC} = 2.3 \text{ V}$		-6	mA
	High-level output current	$V_{CC} = 2.7 \text{ V}$		-8	IIIA
		$V_{CC} = 3 V$		-12	
		V _{CC} = 1.65 V		2	
	Lour lovel output ourrent	V _{CC} = 2.3 V		6	A
IOL	Low-level output current	V _{CC} = 2.7 V		8	mA
		V _{CC} = 3 V		12	
Δt/Δν	Input transition rise or fall rate	·		10	ns/V
T _A	Operating free-air temperature		-40	85	°C

All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



Datasheet of SN74ALVCH162835GR - IC UNIV BUS DVR 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74ALVCH162835 **18-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS

SCES121F-JULY 1997-REVISED OCTOBER 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

P.A	ARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	UNIT
		$I_{OH} = -100 \mu A$	1.65 V to 3.6 V	V _{CC} - 0.2		
		I _{OH} = -2 mA	1.65 V	1.2		
		I _{OH} = -4 mA	2.3 V	1.9		
V_{OH}		L C A	2.3 V	1.7		V
		I _{OH} = -6 mA	3 V	2.4		
		$I_{OH} = -8 \text{ mA}$	2.7 V	2		
		I _{OH} = -12 mA	3 V	2		
		$I_{OL} = 100 \mu A$	1.65 V to 3.6 V		0.2	
		I _{OL} = 2 mA	1.65 V		0.45	
		I _{OL} = 4 mA	2.3 V		0.4	
V_{OL}			2.3 V		0.55	V
		I _{OL} = 6 mA	3 V		0.55	
		I _{OL} = 8 mA	2.7 V		0.6	
I _{OL} = 12 mA 3 V		3 V		0.8		
I		$V_I = V_{CC}$ or GND	3.6 V		±5	μΑ
1		V _I = 0.58 V	1.65 V	25		
		V _I = 1.07 V	1.65 V	-25		
		$V_1 = 0.7 \text{ V}$	2.3 V	45		
I _{I(hold)}		$V_1 = 1.7 \text{ V}$	2.3 V	-45		μΑ
		$V_1 = 0.8 \text{ V}$	3 V	75		
		$V_I = 2 V$	3 V	-75		
		$V_1 = 0 \text{ to } 3.6 \text{ V}^{(2)}$	3.6 V		±500	
I _{OZ}		$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ
I _{CC}		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ
ΔI_{CC}		One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V		750	μΑ
	Control inputs	V – V – or CND	3.3 V		3.5	n.E
Ci	Data inputs	$V_{I} = V_{CC}$ or GND	5.5 V		6	pF
Co	Outputs	$V_O = V_{CC}$ or GND	3.3 V		7	pF

All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.



Datasheet of SN74ALVCH162835GR - IC UNIV BUS DVR 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ALVCH162835 **18-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS



SCES121F-JULY 1997-REVISED OCTOBER 2004

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

				V _{CC} = 1.8 V		$V_{CC} = 1.8 \text{ V}$ $V_{CC} = 2.5 \text{ V}$ $\pm 0.2 \text{ V}$		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency				(1)		150		150		150	MHz
	B. Landau Care	LE high		(1)		3.3		3.3		3.3		
t _w	Pulse duration	CLK high or low		(1)		3.3		3.3		3.3		ns
	Setup time	Data before CLK↑		(1)		2.2		2.1		1.7		
t _{su}		Data before LE↓	CLK high	(1)		1.9		1.6		1.5		ns
		Data before LEV	CLK low	(1)		1.3		1.1		1		
t _h	Hold time	Data after CLK↑		(1)		0.6		0.6		0.7		
		Data after LE↓	CLK high or low	(1)		1.4		1.7		1.4		ns

⁽¹⁾ This information was not available at the time of publication.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

PARAMETER	FROM	_	V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			(1)		150		150		150		MHz
	Α			(1)	1	5		5	1	4.2	
t _{pd}	LE	Υ		(1)	1.3	5.9		5.8	1.3	5.1	ns
	CLK			(1)	1.4	6.3		6.1	1.4	5.4	
t _{en}	ŌĒ	Υ		(1)	1.4	6.3		6.5	1.1	5.5	ns
t _{dis}	ŌĒ	Y		(1)	1	4.7		4.9	1.3	4.5	ns

⁽¹⁾ This information was not available at the time of publication.

SWITCHING CHARACTERISTICS

from 0° C to 65° C, $C_L = 50$ pF

PARAMETER	FROM	FROM TO (OUTPUT)		V _{CC} = 3.3 V ± 0.15 V		
	(INFOT)	(001701)	MIN MAX			
t _{pd}	CLK	Y	1.9	5	ns	

OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

	PARAMETER			CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
Ī	C Dower discipation conscitance	Outputs enabled	0	f 40 MH-	(1)	36	41	pF
	C _{pd} Power dissipation capacitance	Outputs disabled	$C_L = 0$,	f = 10 MHz	(1)	12.5	14	pr

⁽¹⁾ This information was not available at the time of publication.

Datasheet of SN74ALVCH162835GR - IC UNIV BUS DVR 18BIT 56TSSOP


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74ALVCH162835 **18-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS

SCES121F-JULY 1997-REVISED OCTOBER 2004

PARAMETER MEASURE INFORMATION $V_{cc} = 1.8 V$



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms




Datasheet of SN74ALVCH162835GR - IC UNIV BUS DVR 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74ALVCH162835 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS



SCES121F-JULY 1997-REVISED OCTOBER 2004

PARAMETER MEASURE INFORMATION V_{cc} = 2.5 V \pm 0.2 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms

Datasheet of SN74ALVCH162835GR - IC UNIV BUS DVR 18BIT 56TSSOP


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74ALVCH162835 **18-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS

SCES121F-JULY 1997-REVISED OCTOBER 2004

PARAMETER MEASURE INFORMATION $V_{CC} = 2.7 \text{ V AND } 3.3 \text{ V} \pm 0.3 \text{ V}$



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 3. Load Circuit and Voltage Waveforms



Datasheet of SN74ALVCH162835GR - IC UNIV BUS DVR 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

31-Oct-2013

PACKAGING INFORMATION Status Package Type Package Pins Package Lead/Ball Finish Orderable Device Eco Plan MSL Peak Temp Op Temp (°C) Device Marking

Samples Drawing Qty (1) (2) (6) (3) (4/5)SN74ALVCH162835DGGR OBSOLETE TSSOP TBD DGG 56 Call TI Call TI -40 to 85 SN74ALVCH162835DGVR OBSOLETE TVSOP DGV 56 TBD Call TI Call TI -40 to 85

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): Til defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 1



Datasheet of SN74ALVCH162835GR - IC UNIV BUS DVR 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com
PACKAGE OPTION ADDENDUM

31-Oct-2013

Addendum-Page 2



Datasheet of SN74ALVCH162835GR - IC UNIV BUS DVR 18BIT 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


MECHANICAL DATA

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153

14/16/20/56 Pins - MO-194






DGG0056A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.






EXAMPLE BOARD LAYOUT

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






EXAMPLE STENCIL DESIGN

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74ALVCH162835GR - IC UNIV BUS DVR 18BIT 56TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical

Security Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

www.ti.com/security

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Products

Logic

OMAP Applications Processors TI E2E Community www.ti.com/omap e2e.ti.com

www.ti.com/wirelessconnectivity Wireless Connectivity

logic.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated