

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN74ALVTH16373DLR

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



#### SN54ALVTH16373, SN74ALVTH16373 2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCES067F – JUNE 1996 – REVISED JANUARY 1999

<ul> <li>State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus<sup>™</sup> Design for 2.5-V and 3.3-V Operation and Low Static</li> </ul>	SN54ALVTH16373 WD PACKAGE SN74ALVTH16373 DGG, DGV, OR DL PACKAGE (TOP VIEW)
Power Dissipation	
<ul> <li>Support Mixed-Mode Signal Operation (5-V</li> </ul>	
Input and Output Voltages With 2.3-V to	1Q2 🛛 <sub>3 46</sub> 🗍 1D2
3.6-V V <sub>CC</sub> )	GND <b>[</b> ] 4 45 <b>[</b> ] GND
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> </ul>	1Q3 🛛 5 44 🗋 1D3
< 0.8 V at V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	1Q4 [] <sub>6 43</sub> [] 1D4
<ul> <li>High Drive (–24/24 mA at 2.5-V and</li> </ul>	
–32/64 mA at 3.3-V V <sub>CC</sub> )	1Q5 <b>a</b> 41 <b>b</b> 1D5
<ul> <li>Power Off Disables Outputs, Permitting</li> </ul>	$1Q6 \begin{bmatrix} 9 \\ 40 \end{bmatrix} 1D6$
Live Insertion	
<ul> <li>High-Impedance State During Power Up</li> </ul>	
and Power Down Prevents Driver Conflict	
<ul> <li>Uses Bus Hold on Data Inputs in Place of</li> </ul>	2Q1 [] <sub>13</sub> 36 [] 2D1 2Q2 [] <sub>14</sub> 35 [] 2D2
External Pullup/Pulldown Resistors to	GND 114 35 1 202 GND 115 34 GND
Prevent the Bus From Floating	2Q3 [ 16 33 ] 2D3
Auto3-State Eliminates Bus Current	2Q4 [ 17 32 ] 2D4
Loading When Output Exceeds V <sub>CC</sub> + 0.5 V	$V_{CC}$ $\begin{bmatrix} 17 \\ 18 \end{bmatrix}$ $\begin{bmatrix} 32 \\ 31 \end{bmatrix}$ $V_{CC}$
• Latch-Up Performance Exceeds 250 mA Per	2Q5 [ 19 30 ] 2D5
JESD 17	2Q6 20 29 2D6
ESD Protection Exceeds 2000 V Per	GND 21 28 GND
MIL-STD-883, Method 3015; Exceeds 200 V	2Q7 [22 27] 2D7
Using Machine Model; and Exceeds 1000 V	2Q8 🛛 23 26 🕽 2D8
Using Charged-Device Model, Robotic	20E [ 24 25 ] 2LE
Method	

- Flow-Through Architecture Facilitates Printed Circuit Board Layout
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

#### description

The 'ALVTH16373 devices are 16-bit transparent D-type latches with 3-state outputs designed for 2.5-V or 3.3-V  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



1



SN54ALVTH16373, SN74ALVTH16373 2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCES067F – JUNE 1996 – REVISED JANUARY 1999

#### description (continued)

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ALVTH16373 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALVTH16373 is characterized for operation from -40°C to 85°C.

	(each 8-bit section)										
	INPUTS	OUTPUT									
OE	LE	D	Q								
L	Н	Н	Н								
L	Н	L	L								
L	L	Х	Q <sub>0</sub>								
н	Х	Х	z								

FUNCTION TABLE (each 8-bit section)






#### SN54ALVTH16373, SN74ALVTH16373 2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCES067F – JUNE 1996 – REVISED JANUARY 1999

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> 0.5 V to 4 Input voltage range, V <sub>I</sub> (see Note 1)0.5 V to	
Voltage range applied to any output in the high-impedance or power-off state, V <sub>O</sub> (see Note 1)0.5 V to	5 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	с 7 V
Output current in the low state, IO: SN54ALVTH16373	3 mA
SN74ALVTH16373 128	
Output current in the high state, I <sub>O</sub> : SN54ALVTH1637344	3 mA
SN74ALVTH1637364	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	) mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	
DGV package	
DL package	
Storage temperature range, T <sub>stg</sub> –65°C to 1	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions, V<sub>CC</sub> = 2.5 V $\pm$ 0.2 V (see Note 3)

			SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.3		2.7	2.3		2.7	V
VIH	High-level input voltage	1.7			1.7			V	
VIL	Low-level input voltage		1	0.7			0.7	V	
VI	Input voltage	0	Vcc	5.5	0	VCC	5.5	V	
ЮН	High-level output current			Q	-6			-8	mA
	Low-level output current			(C)	6			8	mA
IOL	Low-level output current; current duty cycle $\leq$	50%; f ≥ 1 kHz	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	5	18			24	ША
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	2		10			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	200			200			μs/V	
Т <sub>А</sub>	Operating free-air temperature	-55		125	-40		85	°C	

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.





#### SN54ALVTH16373, SN74ALVTH16373 2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCES067F – JUNE 1996 – REVISED JANUARY 1999

### recommended operating conditions, V<sub>CC</sub> = 3.3 V $\pm$ 0.3 V (see Note 3)

			SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage		4	0.8			0.8	V	
VI	Input voltage	0	Vcc	5.5	0	VCC	5.5	V	
ЮН	High-level output current			2	-24			-32	mA
lei	Low-level output current			(C)	24			32	mA
lol	Low-level output current; current duty cycle $\leq$	50%; f ≥ 1 kHz	40	20,	48			64	ША
Δt/Δv	Input transition rise or fall rate	Outputs enabled	5	/	10			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	200			200			μs/V	
TA	Operating free-air temperature	-55		125	-40		85	°C	

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.





#### SN54ALVTH16373, SN74ALVTH16373 2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCES067F – JUNE 1996 – REVISED JANUARY 1999

# electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

	ARAMETER	TEAT O		SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT		
P#	ARAMETER	TEST C	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT		
VIK		V <sub>CC</sub> = 2.3 V,	lj = -18 mA			-1.2			-1.2	V		
		$V_{CC}$ = 2.3 V to 2.7 V,	I <sub>OH</sub> = −100 μA	V <sub>CC</sub> -0.	2		V <sub>CC</sub> -0	.2				
VOH			I <sub>OH</sub> =6 mA	1.8						V		
		V <sub>CC</sub> = 2.3 V	I <sub>OH</sub> =8 mA					1.8				
		$V_{CC}$ = 2.3 V to 2.7 V,	I <sub>OL</sub> = 100 μA			0.2			0.2			
			I <sub>OL</sub> = 6 mA			0.4						
VOL			I <sub>OL</sub> = 8 mA						0.4	V		
		V <sub>CC</sub> = 2.3 V	I <sub>OL</sub> = 18 mA			0.5						
			I <sub>OL</sub> = 24 mA						0.5			
	Control in puto	V <sub>CC</sub> = 2.7 V,	$V_{I} = V_{CC} \text{ or } GND$			±1			±1			
	Control inputs	V <sub>CC</sub> = 0 or 2.7 V,	V <sub>I</sub> = 5.5 V			10 😒			10			
lj –			V <sub>I</sub> = 5.5 V			10			10	μA		
	Data inputs	V <sub>CC</sub> = 2.7 V	VI = VCC		A.	1			1			
			V <sub>I</sub> = 0		5	-5			-5			
loff		V <sub>CC</sub> = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$		2				±100	μA		
IBHL‡		V <sub>CC</sub> = 2.3 V,	V <sub>I</sub> = 0.7 V		115			115		μA		
IBHH§		V <sub>CC</sub> = 2.3 V,	V <sub>I</sub> = 1.7 V	2	-10			-10		μA		
IBHLO		V <sub>CC</sub> = 2.7 V,	$V_I = 0$ to $V_{CC}$	300			300			μA		
Івннс	o <sup>#</sup>	V <sub>CC</sub> = 2.7 V,	$V_{I} = 0$ to $V_{CC}$	-300			-300			μA		
IEX		V <sub>CC</sub> = 2.3 V,	V <sub>O</sub> = 5.5 V			125			125	μA		
I <sub>OZ(Pl</sub>	J/PD)☆	$V_{CC} \le 1.2 \text{ V}, V_O = 0.5 \text{ V}$ V <sub>I</sub> = GND or V <sub>CC</sub> , OE =	/ to V <sub>CC</sub> , don't care			±100			±100	μΑ		
IOZH		V <sub>CC</sub> = 2.7 V	V <sub>O</sub> = 2.3 V, V <sub>I</sub> = 0.7 V or 1.7 V			5			5	μΑ		
IOZL		V <sub>CC</sub> = 2.7 V	V <sub>O</sub> = 0.5 V, V <sub>I</sub> = 0.7 V or 1.7 V			-5			-5	μA		
		V <sub>CC</sub> = 2.7 V,	Outputs high	1	0.04	0.1		0.04	0.1			
ICC		$V_{CC} = 2.7 V,$ $I_{O} = 0,$	Outputs low	1	2.3	4.5		2.3	4.5	mA		
		$V_{I} = V_{CC}$ or GND	Outputs disabled	1	0.04	0.1		0.04	0.1			
Ci		V <sub>CC</sub> = 2.5 V,	V <sub>I</sub> = 2.5 V or 0		3.5			3.5		pF		
Co		V <sub>CC</sub> = 2.5 V,	V <sub>O</sub> = 2.5 V or 0		6			6		pF		

<sup>†</sup> All typical values are at  $V_{CC}$  = 2.5 V,  $T_A$  = 25°C.

<sup>‡</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

S The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

 $\P$  An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

<sup>#</sup>An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

I Current into an output in the high state when  $V_O > V_{CC}$ 

\*High-impedance state during power up or power down





#### SN54ALVTH16373, SN74ALVTH16373 2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCES067F – JUNE 1996 – REVISED JANUARY 1999

# electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

D		TEET	CONDITIONS	SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT	
P/	ARAMETER	IESIC	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		V <sub>CC</sub> = 3 V,	lj = -18 mA			-1.2			-1.2	V	
		V <sub>CC</sub> = 3 V to 3.6 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> –0.	2		V <sub>CC</sub> -0.	.2			
VOH		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -24 mA	2						V	
		vCC = 3 v	I <sub>OH</sub> = -32 mA			2					
		V <sub>CC</sub> = 3 V to 3.6 V,	I <sub>OL</sub> = 100 μA			0.2			0.2		
			I <sub>OL</sub> = 16 mA						0.4		
Max			I <sub>OL</sub> = 24 mA			0.5				V	
VOL		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 32 mA						0.5	v	
			I <sub>OL</sub> = 48 mA			0.55					
			I <sub>OL</sub> = 64 mA						0.55		
Control inputs		V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND			1± 🔊			±1		
	Control inputs	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V		J 10				10		
ц			V <sub>I</sub> = 5.5 V		RE	10			10	μΑ	
	Data inputs	V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$		1	1			1		
			$V_{I} = 0$		20	-5			-5		
loff		$V_{CC} = 0,$	$V_{I}$ or $V_{O}$ = 0 to 4.5 V		5				±100	μΑ	
I <sub>BHL</sub> ‡		V <sub>CC</sub> = 3 V,	V <sub>I</sub> = 0.8 V	75			75			μΑ	
IBHH§		V <sub>CC</sub> = 3 V,	V <sub>I</sub> = 2 V	-75			-75			μΑ	
IBHLO		V <sub>CC</sub> = 3.6 V,	$V_I = 0$ to $V_{CC}$	500			500			μΑ	
Івннс	D <sup>#</sup>	V <sub>CC</sub> = 3.6 V,	$V_I = 0$ to $V_{CC}$	-500			-500			μΑ	
IEX		V <sub>CC</sub> = 3 V,	V <sub>O</sub> = 5.5 V			125			125	μΑ	
IOZ(PI	U/PD)☆	$V_{CC} \le 1.2 \text{ V}, V_{O} = \frac{0.5}{0.5}$ V <sub>I</sub> = GND or V <sub>CC</sub> , OE	V to V <sub>CC</sub> , = don't care			±100			±100	μΑ	
IOZH		V <sub>CC</sub> = 3.6 V	V <sub>O</sub> = 3 V, V <sub>I</sub> = 0.8 V or 2 V			5			5	μΑ	
IOZL		V <sub>CC</sub> = 3.6 V	V <sub>O</sub> = 0.5 V,			-5			-5	μΑ	
-			V <sub>I</sub> = 0.8 V or 2 V	_							
		$V_{CC} = 3.6 V,$	Outputs high		0.07	0.1		0.07	0.1		
ICC		$I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs low		3.2	5.5		3.2	5	mA	
			Outputs disabled		0.07	0.1		0.07	0.1		
∆ICC□	$V_{CC} = 3 V \text{ to } 3.6 V, \text{ One in}$ Other inputs at $V_{CC}$ or GN		GND			0.4			0.4	mA	
Ci		V <sub>CC</sub> = 3.3 V,	V <sub>I</sub> = 3.3 V or 0		3.5			3.5		pF	
Co		V <sub>CC</sub> = 3.3 V,	V <sub>O</sub> = 3.3 V or 0		6			6		pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V,  $T_A$  = 25°C.

<sup>‡</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

§ The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

 $\P$  An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

<sup>#</sup> An external driver must sink at least  $I_{BHHO}$  to switch this node from high to low.

|| Current into an output in the high state when  $V_O$  >  $V_{CC}$ 

 $\star$ High-impedance state during power up or power down

□This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.





#### SN54ALVTH16373, SN74ALVTH16373 2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCES067F – JUNE 1996 – REVISED JANUARY 1999

# timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

			SN54ALVTH16373	SN74ALVTH16373	UNIT	
		MIN MAX	MIN MAX			
tw	Pulse duration, LE high		1.5 🖉	1.5	ns	
		Data high	1.1,2	1		
t <sub>su</sub>	Setup time, data before LE↓ D	Data low	1.6	1.5	ns	
+.		Data high	Q1	0.9	200	
th	Hold time, data after LE $\downarrow$	Data low	<b>2</b> 1.6	1.5	ns	

# timing requirements over recommended operating free-air temperature range, V\_{CC} = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

			SN54ALVTH16373	SN74ALVTH16373	UNIT		
		MIN MAX	MIN MAX	UNIT			
tw	Pulse duration, LE high		1.5 🖉	1.5	ns		
		Data high	1.5	1.4			
t <sub>su</sub>	Setup time, data before LE↓ Da	Data low	()	0.9	ns		
t.	Hold time, data after LE↓	Data high	Q1	0.9	ns		
th		Data low	1.5	1.4	115		

# switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF, V<sub>CC</sub> = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ALVTH16373	SN74ALVTH16373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	
<sup>t</sup> PLH	D	Q	1 3.4	1 3.3	ns
<sup>t</sup> PHL	U	y y	1 4.3	1 4.2	115
<sup>t</sup> PLH	LE	Q	1.4 🐊 3.9	1.5 3.8	ns
<sup>t</sup> PHL	LL	v v	1.4 4.6	1.5 4.5	115
<sup>t</sup> PZH	OE	Q	1.7 4.4	1.8 4.3	ns
<sup>t</sup> PZL	OE	Q	1,4 4.1	1.5 4	115
<sup>t</sup> PHZ	OE	Q	21.4 4.7	1.5 4.6	ns
<sup>t</sup> PLZ	UE	y y	1 3.7	1 3.6	

# switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF, V<sub>CC</sub> = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVTH1637	3 SN74ALV	SN74ALVTH16373		
PARAMETER	(INPUT)	(OUTPUT)	MIN MA	X MIN	MAX	UNIT	
<sup>t</sup> PLH	D	Q	1 3	2 1	3.1	ns	
<sup>t</sup> PHL	D	Ŷ	1 3	4 1	3.3	115	
<sup>t</sup> PLH	LE	Q	1 👌 3	4 1	3.3	ns	
<sup>t</sup> PHL	LL	Ŷ	1 2 3	6 1	3.5	115	
<sup>t</sup> PZH	OE	Q	1.3 4	1 1.4	4	ns	
<sup>t</sup> PZL	ÛE	Ŷ	3 3	5 1	3.4	115	
<sup>t</sup> PHZ	OE	Q	21.4	5 1.5	4.9	ns	
<sup>t</sup> PLZ	UE	3	1.4 4	6 1.5	4.5	113	


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.





### SN54ALVTH16373, SN74ALVTH16373 2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCES067F - JUNE 1996 - REVISED JANUARY 1999



NOTES: A. CI includes probe and jig capacitance.

C.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns. D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms





#### SN54ALVTH16373, SN74ALVTH16373 2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCES067F – JUNE 1996 – REVISED JANUARY 1999



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform22 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





10-Jun-2014

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74ALVTH16373GRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16373	Samples
74ALVTH16373GRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16373	Samples
74ALVTH16373VRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VT373	Samples
74ALVTH16373VRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VT373	Samples
SN74ALVTH16373DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16373	Samples
SN74ALVTH16373DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16373	Samples
SN74ALVTH16373GR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16373	Samples
SN74ALVTH16373KR	OBSOLETE	E BGA MICROSTAR JUNIOR	GQL	56		TBD	Call TI	Call TI	-40 to 85		
SN74ALVTH16373VR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VT373	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

Addendum-Page 1



10-Jun-2014

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2



www.ti.com


#### **Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of SN74ALVTH16373DLR - IC D-TYPE LATCH TRI-ST 48-SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TEXAS INSTRUMENTS


# PACKAGE MATERIALS INFORMATION

12-Aug-2013


#### TAPE AND REEL INFORMATION



\*All dimensions are nominal



#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVTH16373DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74ALVTH16373GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74ALVTH16373VR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1




www.ti.com

**Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of SN74ALVTH16373DLR - IC D-TYPE LATCH TRI-ST 48-SSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# PACKAGE MATERIALS INFORMATION

12-Aug-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVTH16373DLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74ALVTH16373GR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74ALVTH16373VR	TVSOP	DGV	48	2000	367.0	367.0	38.0




### **MECHANICAL DATA**

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### PLASTIC SMALL-OUTLINE

DGV (R-PDSO-G\*\*) 24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins - MO-153

14/16/20/56 Pins – MO-194






### **MECHANICAL DATA**

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.






### **MECHANICAL DATA**

## GQL (R-PBGA-N56)

### PLASTIC BALL GRID ARRAY



NOTES:

- Α. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- Β. This drawing is subject to change without notice. C. Falls within JEDEC MO-285 variation BA-2.
- This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free. D.






### **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated