

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74LVC1G86DBVR</u>

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>



Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com













SN74LVC1G86

SCES222P - APRIL 1999 - REVISED SEPTEMBER 2015

# SN74LVC1G86 Single 2-Input Exclusive-OR Gate

#### 1 Features

- Available in the Texas Instruments NanoFree™ Package
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Supports Down Translation to V<sub>CC</sub>
- Maximum t<sub>pd</sub> of 4 ns at 3.3 V and 15-pF load
- Low Power Consumption, 10-μA Maximum I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- I<sub>off</sub> Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- Cameras
- Programmable Logic Controllers
- Telecom Infrastructure
- Wireless Headsets
- · Motor Drives and Controls
- TVs
- Set-Top Boxes
- Audio

## 3 Description

The SN74LVC1G86 device performs the Boolean function Y = A × B or Y =  $\overline{A}B + A\overline{B}$  in positive logic. This single 2-input exclusive-OR gate is designed for 1.65-V to 5.5-V V<sub>CC</sub> operation.

If the input is low, the other input is reproduced in true form at the output. If the input is high, the signal on the other input is reproduced inverted at the output. This device has low power consumption with maximum  $t_{pd}$  of 4 ns at 3.3 V and 15-pF capacitive load. The max output drive is  $\pm 32$ -mA at 4.5 V and  $\pm 24$ -mA at 3.3 V.

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current back flow through the device when it is powered down.


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
SN74LVC1G86DBV	SOT-23 (5)	2.90 mm × 1.60 mm				
SN74LVC1G86DCK	SC70 (5)	2.00 mm × 1.25 mm				
SN74LVC1G86DRL	SOT (5)	1.60 mm × 1.20 mm				
SN74LVC1G86YZP	DSBGA (5)	1.44 mm × 0.94 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Functional Block Diagram**

EXCLUSIVE OR



An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

These are five equivalent exclusive-OR symbols valid for an SN74LVC1G86 gate in positive logic; negation may be shown at any two ports.



Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74LVC1G86

SCES222P - APRIL 1999-REVISED SEPTEMBER 2015

www.ti.com

	Tabl	e of C	Contents
1 2 3 4 5 6	Features Applications Description Revision History Pin Configuration and Functions Specifications 6.1 Absolute Maximum Ratings 6.2 ESD Ratings	1 1 2 3 4	8.1       Overview       8         8.2       Functional Block Diagram       8         8.3       Feature Description       8         8.4       Function Table       8         9       Application and Implementation       9         9.1       Application Information       9         9.2       Typical Application       9         10       Power Supply Recommendations       10
	<ul> <li>6.3 Recommended Operating Conditions</li> <li>6.4 Thermal Information</li> <li>6.5 Electrical Characteristics</li> <li>6.6 Switching Characteristics, C<sub>L</sub> = 15 pF</li> <li>6.7 Switching Characteristics, C<sub>L</sub> = 30 pF or 50 pF</li> <li>6.8 Operating Characteristics</li> <li>6.9 Typical Characteristics</li> </ul>	5 5 6 6	11 Layout       11         11.1 Layout Guidelines       11         11.2 Layout Example       11         12 Device and Documentation Support       12         12.1 Community Resources       12         12.2 Trademarks       12         12.3 Electrostatic Discharge Caution       12
7 8	Parameter Measurement Information  Detailed Description		12.4 Glossary
	Revision History	rom noo	to numbers in the current version

### 4

 $\label{eq:NOTE:page numbers for previous revisions may differ from page numbers in the current version. \\$ 

Cł	hanges from Revision O (December 2013) to Revision P	Page
•	Added Applications section, Device Information table, ESD Ratings table, Thermal Information table, Typical Characteristics section, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•		5
<u>•</u>		5
• Cł		5 Page
Ch		Page
Cl	hanges from Revision N (January 2007) to Revision O	<b>Page</b>
<u>Cr</u>	hanges from Revision N (January 2007) to Revision O  Updated document to new TI data sheet format.	Page

Product Folder Links: SN74LVC1G86

Submit Documentation Feedback

Copyright © 1999–2015, Texas Instruments Incorporated

Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com


SN74LVC1G86

SCES222P - APRIL 1999-REVISED SEPTEMBER 2015

 $\square$   $V_{cc}$ 

## 5 Pin Configuration and Functions

B ☐ 2 GND ☐ 3



## Pin Functions<sup>(1)</sup>

	PIN	I/O	DESCRIPTION					
NO.	NAME	1/0	DESCRIPTION					
1	A	I	Input A					
2	В	I	Input B					
3	GND	_	Ground Pin					
4	Y	0	Output Y					
5	V <sub>CC</sub>	_	Power Pin					

Product Folder Links: SN74LVC1G86

(1) See mecahnical drawings for dimensions.

Copyright © 1999–2015, Texas Instruments Incorporated

Submit Documentation Feedback

3



Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74LVC1G86

SCES222P - APRIL 1999 - REVISED SEPTEMBER 2015

www.ti.com

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		-0.5	6.5	٧
V <sub>I</sub>	Input voltage <sup>(2)</sup>	-0.5	6.5	V	
Vo	Voltage applied to any output in the high-impedance or power-off state (2)	-0.5	6.5	V	
Vo	Voltage applied to any output in the high or low state (2)(3)	oltage applied to any output in the high or low state (2)(3)			
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		<b>-</b> 50	mA
Io	Continuous output current	·		±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
Tj	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	2000	.,
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT			
V	Cumply voltage	Operating	1.65	5.5	V			
$V_{CC}$	Supply voltage	Data retention only	1.5		V			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>					
\/	High level input veltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V			
$V_{IH}$	<del>-</del>	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2		V			
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$0.7 \times V_{CC}$					
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$				
V	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V			
$V_{IL}$		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		0.8				
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$0.3 \times V_{CC}$				
$V_{I}$	Input voltage		0	5.5	V			
$V_{O}$	Output voltage		0	$V_{CC}$	V			
		V <sub>CC</sub> = 1.65 V		-4				
		V <sub>CC</sub> = 2.3 V		-8				
$I_{OH}$	High-level output current	V <sub>CC</sub> = 3 V		-16	mA			
		vCC = 3 v		-24				
		V <sub>CC</sub> = 4.5 V		-32				

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Submit Documentation Feedback

Copyright © 1999–2015, Texas Instruments Incorporated

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the Recommended Operating Conditions table.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

www.ti.com

## **Distributor of Texas Instruments: Excellent Integrated System Limited**

Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74LVC1G86

SCES222P - APRIL 1999-REVISED SEPTEMBER 2015

## **Recommended Operating Conditions (continued)**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
		V <sub>CC</sub> = 1.65 V		4	
	V <sub>CC</sub> = 2.3 V	V <sub>CC</sub> = 2.3 V		8	
$I_{OL}$	Low-level output current	v-level output current		16	mA
	$V_{CC} = 3 \text{ V}$ $V_{CC} = 4.5 \text{ V}$		24		
		V <sub>CC</sub> = 4.5 V		32	
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20	
Δt/Δ v	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
V		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		5	
<b>T</b>	Operating free air temperature	YZP Package	-40	85	°C
T <sub>A</sub>	Operating free-air temperature	DCK, DBV, and DRL Packages	-40	125	٠.

## 6.4 Thermal Information

			SN74LVC1G86			
THERMAL METRIC <sup>(1)</sup>			DCK (SC70)	YZP (DSBGA)	UNIT	
		5 PINS	5 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	206	252	132	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V <sub>CC</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT		
	$I_{OH} = -100 \ \mu A$			1.65 V to 5.5 V	$V_{CC} - 0.1$				
	$I_{OH} = -4 \text{ mA}$			1.65 V	1.2				
V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}$		2.3 V	1.9			1		
	$I_{OH} = -16 \text{ mA}$		2.1/	2.4			V		
	$I_{OH} = -24 \text{ mA}$		3 V	2.3					
	$I_{OH} = -32 \text{ mA}$		4.5 V	3.8					
	I <sub>OL</sub> = 100 μA		1.65 V to 5.5 V			0.1			
	I <sub>OL</sub> = 4 mA		1.65 V			0.45			
V	$I_{OL} = 8 \text{ mA}$			2.3 V			0.3	V	
V <sub>OL</sub>	I <sub>OL</sub> = 16 mA		2.1/			0.4			
	I <sub>OL</sub> = 24 mA		3 V			0.55			
	I <sub>OL</sub> = 32 mA			4.5 V			0.55		
I <sub>I</sub> A or B input	V <sub>I</sub> = 5.5 V or GND			0 to 5.5 V			±5	μΑ	
I <sub>off</sub>	$V_I$ or $V_O = 5.5 \text{ V}$			0			±10	μΑ	
	V V OND		-40°C to 85°C	4.05.7/1. 5.5.7/			10		
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$		-40°C to 125°C	1.65 V to 5.5 V			15	μA	
ΔI <sub>CC</sub>	One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND		3 V to 5.5 V	·	·	500	μΑ		
C <sub>i</sub>	$V_I = V_{CC}$ or GND	-40°C to 85°C	Temp Range	3.3 V		6		pF	

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74LVC1G86

SCES222P - APRIL 1999 - REVISED SEPTEMBER 2015

www.ti.com

## 6.6 Switching Characteristics, C<sub>L</sub> = 15 pF

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETE	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V <sub>CC</sub> = 1 ± 0.15		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = 3 ± 0.3		V <sub>CC</sub> = ± 0.		UNIT
ĸ	(INFUT)	(001701)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	Υ	-40°C to 85°C temp range	2.1	9.1	1	4.5	0.6	4	0.8	3.3	ns

## 6.7 Switching Characteristics, $C_L = 30 pF$ or 50 pF

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTDUT)	TEST CONDITIONS	V <sub>CC</sub> = 1 ± 0.15		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = 3 ± 0.3		V <sub>CC</sub> =		UNIT
	(INPUT)	(OUTPUT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	A or B	V	-40°C to 85°C temp range, see Figure 2	3.5	9.9	1.8	5.5	1.3	5	1	4	
<sup>L</sup> pd	AUIB	Ť	-40°C to 125°C temp range, see Figure 2	3.5	12	1.8	7	1.3	6	1	5	ns

## 6.8 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	V <sub>CC</sub> = 5 V	UNIT
	PARAMETER	TEST CONDITIONS	TYP	TYP	TYP	TYP	
$C_{pd}$	Power dissipation capacitance	f = 10 MHz	22	22	22	24	pF

## 6.9 Typical Characteristics




Figure 1. Voh vs Ioh at 4.5 V

Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




www.ti.com

SN74LVC1G86


SCES222P - APRIL 1999-REVISED SEPTEMBER 2015

### 7 Parameter Measurement Information



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	<b>V</b> <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

.,	INI	PUTS	.,,	.,		_	
V <sub>cc</sub>	V,	t,/t,	V <sub>M</sub>	V <sub>LOAD</sub>	C <sub>L</sub>	R <sub>L</sub>	<b>V</b> <sub>D</sub>
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 M</b> Ω	0.15 V
2.5 V ± 0.2 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 Μ</b> Ω	0.15 V
3.3 V ± 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	15 pF	<b>1 Μ</b> Ω	0.3 V
5 V ± 0.5 V	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 Μ</b> Ω	0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z $_{o}$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\text{PLZ}}$  and  $t_{\text{PHZ}}$  are the same as  $t_{\text{dis}}.$
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{Pl\,H}$  and  $t_{PHl}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

Copyright © 1999–2015, Texas Instruments Incorporated

Submit Documentation Feedback

7

Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74LVC1G86

SCES222P - APRIL 1999 - REVISED SEPTEMBER 2015

www.ti.com

### 8 Detailed Description

#### 8.1 Overview

The SN74LVC1G86 device performs the Boolean function  $Y = A \times B$  or  $Y = \overline{A}B + A\overline{B}$  in positive logic. This single 2-input exclusive-OR gate is designed for 1.65-V to 5.5-V V<sub>CC</sub> operation.

A common application is as a true/complement element. If the input is low, the other input is reproduced in true form at the output. If the input is high, the signal on the other input is reproduced inverted at the output. NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## 8.2 Functional Block Diagram



These are five equivalent exclusive-OR symbols valid for an SN74LVC1G86 gate in positive logic; negation may be shown at any two ports.

### 8.3 Feature Description

SN74LVC1G86 has a wide operating voltage range from 1.65 V to 5.5 V. This allows down voltage translation and also accepts inputs voltages to 5.5 V. The maximum propagation delay is 4n s at 3.3 V at 15-pF capacitor load. Power consumption is low with 10  $\mu$ A maximum I<sub>cc</sub> current. It supports ±24-mA output drive at 3.3 V. The SN74LVC1G86 is specified for partial power down applications using I<sub>off</sub> supporting Live insertion and Back-Drive protection.

#### 8.4 Function Table

Table 1 lists the functional modes of the SN74LVC1G86.

**Table 1. Function Table** 

INP	UTS	OUTPUT
Α	В	Y
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

Product Folder Links: SN74LVC1G86

Submit Documentation Feedback

Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

SN74LVC1G86

SCES222P - APRIL 1999-REVISED SEPTEMBER 2015

## 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

SN74LVC1G86 can accept input voltages to 5.5 V at any valid  $V_{CC}$  which makes it suitable for down translation. This feature of SN74LVC1G86 makes it ideal for various bus interface applications.

### 9.2 Typical Application




Figure 3. Typical Application Schematic

### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - For rise time and fall time specifications, see Δt/ΔV in the Recommended Operating Conditions table.

- For specified High and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in the *Recommended Operating Conditions* table.
- Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions
  - Load currents should not exceed 32 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74LVC1G86

SCES222P - APRIL 1999 - REVISED SEPTEMBER 2015

www.ti.com

## **Typical Application (continued)**

#### 9.2.3 Application Curve




Figure 4. ICC vs. VIN

### 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1- $\mu$ F and 1- $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

Submit Documentation Feedback

Copyright © 1999–2015, Texas Instruments Incorporated

Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

SN74LVC1G86

SCES222P - APRIL 1999-REVISED SEPTEMBER 2015

#### 11 Layout

#### 11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 5 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

### 11.2 Layout Example




Figure 5. Layout Diagram

Copyright © 1999–2015, Texas Instruments Incorporated

Product Folder Links: SN74LVC1G86



Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74LVC1G86

SCES222P - APRIL 1999 - REVISED SEPTEMBER 2015

www.ti.com

### 12 Device and Documentation Support

#### 12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.2 Trademarks

NanoFree, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

## 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LVC1G86

12



Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

# 5-Dec-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVC1G86DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(C865 ~ C86F ~ C86K ~ C86R)	Samples
SN74LVC1G86DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C86F	Samples
SN74LVC1G86DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C86F	Samples
SN74LVC1G86DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(C865 ~ C86F ~ C86K ~ C86R)	Samples
SN74LVC1G86DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CH5 ~ CHF ~ CHK ~ CHR)	Samples
SN74LVC1G86DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CH5 ~ CHF ~ CHK ~ CHR)	Samples
SN74LVC1G86DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CH5 ~ CHF ~ CHK ~ CHR)	Samples
SN74LVC1G86DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CH5 ~ CHF ~ CHK ~ CHR)	Samples
SN74LVC1G86DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CH5 ~ CHF ~ CHK ~ CHR)	Samples
SN74LVC1G86DRLR	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CH7 ~ CHR)	Samples
SN74LVC1G86DRLRG4	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CH7 ~ CHR)	Samples
SN74LVC1G86YZPR	ACTIVE	DSBGA	YZP	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(CH7 ~ CHN)	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

 $\begin{tabular}{ll} \textbf{OBSOLETE:} TI has discontinued the production of the device. \\ \end{tabular}$ 

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability

information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Addendum-Page 1



# **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

5-Dec-2015

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempl): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC1G86:

● Enhanced Product: SN74LVC1G86-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications


Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




## PACKAGE MATERIALS INFORMATION

www.ti.com 7-Aug-2016


#### TAPE AND REEL INFORMATION





- A0 Dimension designed to accommodate the component width
- B0 Dimension designed to accommodate the component length
- K0 Dimension designed to accommodate the component thickness
- W Overall width of the carrier tape
- P1 Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G86DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G86DBVR	SOT-23	DBV	5	3000	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
SN74LVC1G86DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G86DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G86DBVT	SOT-23	DBV	5	250	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
SN74LVC1G86DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G86DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G86DCKT	SC70	DCK	5	250	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74LVC1G86DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G86DRLR	SOT	DRL	5	4000	180.0	9.5	1.78	1.78	0.69	4.0	8.0	Q3
SN74LVC1G86DRLR	SOT	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74LVC1G86YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Aug-2016



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G86DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G86DBVR	SOT-23	DBV	5	3000	205.0	200.0	33.0
SN74LVC1G86DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74LVC1G86DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G86DBVT	SOT-23	DBV	5	250	205.0	200.0	33.0
SN74LVC1G86DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74LVC1G86DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G86DCKT	SC70	DCK	5	250	205.0	200.0	33.0
SN74LVC1G86DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74LVC1G86DRLR	SOT	DRL	5	4000	184.0	184.0	19.0
SN74LVC1G86DRLR	SOT	DRL	5	4000	202.0	201.0	28.0
SN74LVC1G86YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0






## **MECHANICAL DATA**

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.






## **LAND PATTERN DATA**

# DBV (R-PDSO-G5)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.






## **MECHANICAL DATA**

# DCK (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.






## **LAND PATTERN DATA**

# DCK (R-PDSO-G5)

# PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





# DRL (R-PDSO-N5)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

B. This drawing is subject to change without notice.

Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.

D. JEDEC package registration is pending.




Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## LAND PATTERN DATA

## DRL (R-PDSO-N5)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.






## **MECHANICAL DATA**

YZP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.





Datasheet of SN74LVC1G86DBVR - IC GATE XOR 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Security www.ti.com/security Logic logic.ti.com

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

**Products** 

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated